• norsk
    • English
  • English 
    • norsk
    • English
  • Login
View Item 
  •   Home
  • Fakultet for informasjonsteknologi og elektroteknikk (IE)
  • Institutt for elektroniske systemer
  • View Item
  •   Home
  • Fakultet for informasjonsteknologi og elektroteknikk (IE)
  • Institutt for elektroniske systemer
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Design of a Single-Precision Floating-Point Square Root Unit for use in a Hardware Ray Tracer

Tobro, Kjersti Hefre
Master thesis
View/Open
18102_FULLTEXT.pdf (Locked)
18102_COVER.pdf (Locked)
18102_ATTACHMENT.zip (Locked)
URI
http://hdl.handle.net/11250/2615961
Date
2018
Metadata
Show full item record
Collections
  • Institutt for elektroniske systemer [1555]
Abstract
A unit for calculating square root and inverse square root of 32-bit floating-point numbers was designed using SystemVerilog. The unit was made to be incorporated into an existing design for a hardware ray tracer in order to replace software approximations for these functions. The resulting unit calculates the intended functions within the accuracy of the two least significant bits, meaning a maximum relative error of 2.38e-7. The maximum possible frequency of the square root unit was measured at 106MHz on the target FPGA, with a latency of 6 cycles per operation, and a throughput of one operation per cycle. When compared to four other square root architectures, the proposed design was shown to have a lower latency than the compared designs.
Publisher
NTNU

Contact Us | Send Feedback

Privacy policy
DSpace software copyright © 2002-2019  DuraSpace

Service from  Unit
 

 

Browse

ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsDocument TypesJournalsThis CollectionBy Issue DateAuthorsTitlesSubjectsDocument TypesJournals

My Account

Login

Statistics

View Usage Statistics

Contact Us | Send Feedback

Privacy policy
DSpace software copyright © 2002-2019  DuraSpace

Service from  Unit