• norsk
    • English
  • English 
    • norsk
    • English
  • Login
View Item 
  •   Home
  • Fakultet for informasjonsteknologi og elektroteknikk (IE)
  • Institutt for elektroniske systemer
  • View Item
  •   Home
  • Fakultet for informasjonsteknologi og elektroteknikk (IE)
  • Institutt for elektroniske systemer
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Design and Implementation of a High Resolution, Discrete-Time Delta-Sigma ADC

Kirishnathasan, Duvarahan
Master thesis
Thumbnail
View/Open
18851_FULLTEXT.pdf (4.783Mb)
18851_COVER.pdf (1.556Mb)
URI
http://hdl.handle.net/11250/2565884
Date
2018
Metadata
Show full item record
Collections
  • Institutt for elektroniske systemer [2220]
Abstract
This thesis do a study on delta-sigma type A/D converters to find good trade-offs and optimize a design for high resolution conversion in embedded applications. The main objective is to define a state of the art high-resolution delta-sigma ADC with main feature such as approximate 16 bits resolution and above 10MHz conversion rate. A behavioral model was developed in the the feasibility study to derive a complete design specification for a third-order fully differential discrete∆Σmodulator. The specifications were used in this thesis to implement the modulator in transistor-level. The circuit is developed in a 0.18um CMOS process technology that employs a standard supply voltage of 1.8 V.The OTAs are designed using folded cascode topology. A wide swing current mirror is used to bias the transistors, and switched CMFB circuit is implemented to stabilize the common mode output of the OTAs. A methodology called gm/ID is used to find dimensions for the transistors of the OTAs by characterizing their performances. The 1-bitquantizer is implemented as a latched comparator with low hysteresis. A two-phase non-overlapping clock generator with delayed phases is designed in order to operate the discrete circuit. The simulations on each corner of the technology confirm that the modulator satisfies the specifications, even in the worst case. The nominal simulation with transient noise gives a SINAD equals to 98.23dB which corresponds to a resolution of 16.2 bits.The total static power dissipation is 87uW with a FoM of 0.20pJ/step
Publisher
NTNU

Contact Us | Send Feedback

Privacy policy
DSpace software copyright © 2002-2019  DuraSpace

Service from  Unit
 

 

Browse

ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsDocument TypesJournalsThis CollectionBy Issue DateAuthorsTitlesSubjectsDocument TypesJournals

My Account

Login

Statistics

View Usage Statistics

Contact Us | Send Feedback

Privacy policy
DSpace software copyright © 2002-2019  DuraSpace

Service from  Unit