Vis enkel innførsel

dc.contributor.advisorAunet, Snorre
dc.contributor.authorZapatero, Miguel
dc.date.accessioned2015-12-28T10:05:21Z
dc.date.available2015-12-28T10:05:21Z
dc.date.created2015-06-28
dc.date.issued2015
dc.identifierntnudaim:13842
dc.identifier.urihttp://hdl.handle.net/11250/2371509
dc.description.abstractIn this project an AMBER processor s ALU is synthesized to operate in the near/subthreshold region. The main motivation for this work is to study the possibility of implementing near/subthreshold modules in the SHMAC processor. These modules may be used for low requirement operations and are supposed to decrease the power consumption of the system. Near/subthreshold operation is a developing method to reduce power consumption in static MOS technology. It consists on using near/subthreshold voltages to reduce the dynamic power of the system. The dynamic power consumption is proportional to the square of the operational voltage so, in theory, reducing the supply voltage can significantly reduce the power usage of the system. A cell library consisting in NAND,NOR, XOR, inverter and D Flip-flop gates is created aimed to work with a near/subthreshold voltage supply. This was done using CADENCE and standard 65nm CMOS technology. AMBER processor s ALU is synthesized using the custom library created, and simulated for 400mV.
dc.languageeng
dc.publisherNTNU
dc.subjectEmbedded Computing Systems
dc.titleSynthesis of low-energy near-threshold SHMAC processor core
dc.typeMaster thesis
dc.source.pagenumber54


Tilhørende fil(er)

Thumbnail
Thumbnail

Denne innførselen finnes i følgende samling(er)

Vis enkel innførsel