Show simple item record

dc.contributor.advisorYtterdal, Trond
dc.contributor.advisorAunet, Snorre
dc.contributor.advisorWulff, Carsten
dc.contributor.authorNornes, Thomas Hanssen
dc.date.accessioned2015-12-28T10:05:20Z
dc.date.available2015-12-28T10:05:20Z
dc.date.created2015-07-13
dc.date.issued2015
dc.identifierntnudaim:13689
dc.identifier.urihttp://hdl.handle.net/11250/2371499
dc.description.abstractThis thesis presents an improved ultra-low power 10-bit 1 kS/s successive approximation (SAR) analog to digital converter (ADC) building on the work performed by Simon Josepshen in 2013. The improved ADC has a supply of 450mV and operates at almost half the power consumption of previous work; achieving a consumption of 691.5 pW in post-layout simulation. This is possibly the best power consumption found in available literature. Higher resolution and lower power consumption is achieved with incremental changes to the original design and by exploiting the benefits of new technology. The design differs from the previous in some key ways; having a different comparator topology, different switching procedure and asynchronous operation. The effective resoultion is found to be around 9.4-bit, giving a figure of merit of 1.0 fJ/conversion-step.
dc.languageeng
dc.publisherNTNU
dc.subjectElektronikk (2årig), Design av digitale systemer
dc.titleUltra-Low Power SAR-ADC in 28nm CMOS Technology
dc.typeMaster thesis
dc.source.pagenumber84


Files in this item

Thumbnail
Thumbnail

This item appears in the following Collection(s)

Show simple item record