| dc.contributor.advisor | Larsen, Bjørn B. | nb_NO |
| dc.contributor.author | Hornæs, Daniel | nb_NO |
| dc.date.accessioned | 2014-12-19T13:45:57Z | |
| dc.date.accessioned | 2015-12-22T11:44:26Z | |
| dc.date.available | 2014-12-19T13:45:57Z | |
| dc.date.available | 2015-12-22T11:44:26Z | |
| dc.date.created | 2010-10-19 | nb_NO |
| dc.date.issued | 2010 | nb_NO |
| dc.identifier | 357622 | nb_NO |
| dc.identifier.uri | http://hdl.handle.net/11250/2370052 | |
| dc.description.abstract | This report aims to provide a complete specification of an IEEE-754 1985 compliantdesign, as well as a working, synthesizable implementation in Verilog HDL. Thereport is based on a preliminary project, which analyzed the IEEE-754 standardand suggested a set of algorithms suitable for a compact realization.Through traditional methods of both algorithmic analysis and dataanalysis,requirements of functional units are derived, and operations are scheduled.A set of functional simulations assert the correctness of the design, while areaand performance analysis provides information on the speedup gained, versus thehardware cost.Finally, the results obtained are compared to existing implementations, bothhardware and software. | nb_NO |
| dc.language | eng | nb_NO |
| dc.publisher | Institutt for elektronikk og telekommunikasjon | nb_NO |
| dc.subject | ntnudaim:5593 | no_NO |
| dc.title | Low-Cost FPU: Specification, Implementation and Verification | nb_NO |
| dc.type | Master thesis | nb_NO |
| dc.source.pagenumber | 161 | nb_NO |
| dc.contributor.department | Norges teknisk-naturvitenskapelige universitet, Fakultet for informasjonsteknologi, matematikk og elektroteknikk, Institutt for elektronikk og telekommunikasjon | nb_NO |
