Norwegian University of Science and Technology

Low-Cost FPU<br>Specification, Implementation and Verification

## Daniel Hornæs

Master of Science in Electronics Submission date: June 2010
Supervisor: Bjørn B. Larsen, IET
Co-supervisor: Einar Fredriksen, Atmel Norway

## Problem Description

Based on previous work, this project will continue the work on a low-cost floating-point unit, suitable for inclusion in an Atmel AVR 8-bit microcontroller.

The design aims to implement the minimum requirements of the IEEE-754 1985 standard for floating-point arithmetic, using simple algorithms with similar functional requirements. An important goal for the project is to provide a design that may offer the convenience of floatingpoint computations to the microcontroller domain, without a huge impact on hardware consumption or the slow execution speed of a software implementation.

Implementation and specification is prioritized, but verification through simulation should be performed, in order to demonstrate the correctness of the final implementation.

Assignment given: 18. January 2010
Supervisor: Bjørn B. Larsen, IET

## Abstract

This report aims to provide a complete specification of an IEEE-754 1985 compliant design, as well as a working, synthesizable implementation in Verilog HDL. The report is based on a preliminary project, which analyzed the IEEE-754 standard and suggested a set of algorithms suitable for a compact realization.

Through traditional methods of both algorithmic analysis and dataflow analysis, requirements of functional units are derived, and operations are scheduled.

A set of functional simulations assert the correctness of the design, while area and performance analysis provides information on the speedup gained, versus the hardware cost.

Finally, the results obtained are compared to existing implementations, in both hardware and software.

## Contents

1 Introduction ..... 1
1.1 Motivation ..... 1
1.2 What was Covered in the Preliminary Project ..... 1
1.3 What will be Covered in this Report ..... 2
1.4 What will not be Covered in this Report ..... 2
1.5 Structure of this Report ..... 3
2 Theory ..... 5
2.1 IEEE Floating-Point Numbers ..... 5
2.2 Count Leading Zeros ..... 5
2.3 Rounding ..... 6
2.3.1 Prerequisites for rounding ..... 6
2.3.2 Round Towards Zero (Truncate) ..... 8
2.3.3 Round Towards $+\infty$ ..... 8
2.3.4 Round Towards $-\infty$ ..... 8
2.3.5 Round To Nearest Even ..... 9
2.3.6 Floating-Point Exceptions ..... 10
3 Design and Specification ..... 11
3.1 General Considerations ..... 11
3.1.1 System-level interface ..... 12
3.2 Functional Units ..... 12
3.2.1 Storage Elements ..... 13
3.2.2 Detection of Special Representation Values ..... 15
3.2.3 Interface to the External Multiplier ..... 16
3.2.4 Arithmetic-Logic Units ..... 19
3.3 Floating-Point Multiplication ..... 23
3.3.1 Algorithm and Design Considerations ..... 23
3.3.2 Organization ..... 24
3.3.3 Scheduling and Control ..... 25
3.3.4 Exceptions ..... 28
3.4 Floating-Point Addition and Subtraction ..... 31
3.4.1 Algorithm and Design Considerations ..... 31
3.4.2 Organization ..... 33
3.4.3 Scheduling and Control ..... 35
3.4.4 Exceptions ..... 39
3.5 Floating-Point Division ..... 43
3.5.1 Algorithm and Design Considerations ..... 43
3.5.2 Organization ..... 44
3.5.3 Scheduling and Control ..... 46
3.5.4 Relevant Exceptions ..... 47
3.6 Square Root ..... 51
3.6.1 Algorithm and Design Considerations ..... 51
3.6.2 Relevant Exceptions ..... 52
3.7 Conversion Operations ..... 54
3.7.1 Overview ..... 54
3.7.2 Organization ..... 57
3.7.3 Controll ..... 58
3.7.4 Exceptions ..... 60
3.7.5 Integer to Floating-Point ..... 60
3.8 Normalization ..... 62
3.8.1 Normalization of Multiplication ..... 62
3.8.2 Normalization of Addition and Subtraction: Generic Nor- malization ..... 62
3.8.3 Normalization of Division ..... 63
3.8.4 Normalization of Integer-to-Floating-Point ..... 63
3.9 Rounding ..... 64
3.9.1 Overview ..... 64
3.9.2 Generating the Data Required for Rounding ..... 65
3.9.3 How to Determine the Rounding Operation ..... 66
3.10 Exception Handling ..... 66
3.10.1 Summary of Exceptional Cases ..... 67
3.10.2 Implementation Considerations ..... 68
3.11 The Final Design ..... 70
3.11.1 Organization ..... 70
3.11.2 Control ..... 70
4 Simulation and Verification ..... 75
4.1 Simulation ..... 75
4.1.1 Simulation of Functional Units ..... 75
4.1.2 Simulation of Individual Operations ..... 77
4.1.3 System-Level Simulation ..... 94
4.2 Verification ..... 96
4.2.1 Automated test benches ..... 96
4.2.2 Testing of Special Cases ..... 96
4.2.3 Suggestions for Future Testing and Verification ..... 96
5 Results ..... 99
5.1 Area Consumption ..... 99
5.1.1 FPGA Synthesis ..... 99
5.1.2 Gate-Level Synthesis ..... 100
5.2 Performance ..... 101
6 Discussion and Conclusion ..... 105
6.1 Discussion of Results ..... 105
6.2 Future Work ..... 106
6.3 Conclusion ..... 106
A Appendix ..... 109
A. 1 Verilog Implementation Code ..... 109
A. 2 Example Testbench Generation ..... 145

## List of Figures

2.1 Flowchart Representation of the Count-Leading-Zeros Algorithm ..... 7
3.1 Abstract View of the System Architecture ..... 12
3.2 The System-Level Interface of the FPU ..... 13
3.3 Significand Register File Interface ..... 15
3.4 Exponent Register File Interface ..... 16
3.5 SVD Unit Interface ..... 17
3.6 External Multiplier Interface ..... 18
3.7 Significand ALU Interface ..... 20
3.8 $\quad$ Exponent ALU Interface ..... 21
3.9 Floating-Point Multiplication Architecture ..... 25
3.10 Floating-Point Multiplication DFG ..... 26
3.11 Floating-Point Multiplication - Control Flow/State Chart ..... 27
3.12 Floating-Point Addition/Subtraction Algorithm ..... 31
3.13 Determination of the Effective Operation ..... 33
3.14 Floating-point Addition/Subtraction - Architecture ..... 34
3.15 Floating-point Addition/Subtraction Algorithm - Fitted to the Pro- ..... 35
3.16 Floating-Point Addition/Subtraction - Unconditional DFGs ..... 36
3.17 Floating-Point Addition/Subtraction Control Flow/State Chart ..... 39
3.18 Floating-Point Division Architecture ..... 45
3.19 Floating-Point Division DFG ..... 46
3.20 Floating-Point Division Control Flow/State Chart ..... 49
3.21 Floating-Point Square Root Extraction: Proposed Architecture (Ab- stract ..... 52
3.22 Floating-Point to Signed Integer Conversion - Control Flow/State Chart ..... 61
3.23 Integer to Floating-Point Conversion - Control Flow/State Chart ..... 61
3.24 Output Nodes: Dealing With Output in Exceptional Cases ..... 69
3.25 The Final FPU Data Path ..... 71
3.26 The Final FPU State Chart ..... 73
4.1 Significand Register File ..... 76
4.2 Significand ALU ..... 76
4.3 Floating-Point Multiplication: Exponent Calculation ..... 78
4.4 Floating-Point Multiplication: Partial Product Calculation ..... 79
4.5 Floating-Point Multiplication: Partial Product Accumulation ..... 79
4.6 Floating-Point Addition: Exponent Calculation ..... 80
4.7 Floating-Point Addition: Significand Calculation ..... 81
4.8 Floating-Point Subtraction: Exponent Calculation ..... 82
4.9 Floating-Point Subtraction: Significand Calculation ..... 84
4.10 Floating-Point Division: Exponent Calculation ..... 85
4.11 Floating-Point Division: Significand Calculation. ..... 86
4.12 Positive Floating-Point to Signed Integer - Calculation of Shift Amount ..... 87
4.13 Positive Floating-Point to Signed Integer - Significand Adjustment ..... 88
4.14 Negative Floating-Point to Signed Integer - Calculation of Shift Amount . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
4.15 Negative Floating-Point to Signed Integer - Significand Adjustment ..... 91
4.16 Unsigned Integer to Floating-Point: Calculation of Exponent Value . ..... 92
4.17 Unsigned Integer to Floating-Point: Adjustment of Significand ..... 93
4.18 System-Level Simulation: Floating-Point Multiplication ..... 94
4.19 System-Level Simulation: Floating-Point to Signed Integer Conversion ..... 95
4.20 System-Level Simulation: Invalid Operation $(0 \times \infty)$ ..... 95
5.1 FPGA Synthesis Results ..... 100
5.2 Speedup of a Hardware Implementation vs. Software Implementations 102 ..... 102

## List of Tables

2.1 Round-to-Nearest-Even: Required Rounding Operations ..... 9
2.2 IEEE 754-1985 Exceptions ..... 10
3.1 Floating-Point Unit - Interface Signals ..... 13
3.2 Significand Register File - Constants ..... 14
3.3 Exponent Register File - Constants ..... 15
3.4 Special Value Detection Unit - Interface ..... 17
3.5 Shift-and-Mask Unit ..... 18
3.6 Shift-and-Extend Unit ..... 19
3.7 Significand ALU Interface Signals ..... 20
3.8 Significand ALU Operations ..... 21
3.9 Exponent ALU Interface Signals ..... 21
3.10 Exponent ALU Operations ..... 22
3.11 Floating-Point Multiplication - Schedule ..... 26
3.12 Floating-Point Multiplication - Internal Register Values ..... 27
3.13 Floating-Point Multiplication - Control Signals ..... 28
3.14 Floating-Point Multiplication - State Specification ..... 29
3.15 Floating-Point Multiplication - Exceptions ..... 30
3.16 Effective Addition or Effective Subtraction ..... 32
3.17 Floating-Point Addition/Subtraction - Schedule $\left(E_{A} \geq E_{B}\right)$ ..... 37
3.18 Floating-Point Addition/Subtraction - Schedule $\left(E_{A}<E_{B}\right)$ ..... 37
3.19 Floating-Point Add/Sub - Internal Register Values $\left(E_{A} \geq E_{B}\right)$ ..... 38
3.20 Floating-Point Add/Sub - Internal Register Values $\left(E_{A}<E_{B}\right)$ ..... 38
3.21 Floating-Point Add/Sub - Control Signals ..... 40
3.22 Floating-Point Add/Sub - State Specification ..... 41
3.23 Floating-Point Addition/Subtraction - Exceptions ..... 42
3.24 Floating-Point Division - Schedule ..... 47
3.25 Floating-Point Division - Internal Register Values ..... 47
3.26 Floating-Point Division - Control Signals ..... 48
3.27 Floating-Point Division - State Specification ..... 49
3.28 Floating-Point Division - Exceptions ..... 50
3.29 Floating-Point Square Root - Exceptions ..... 53
3.30 Integer $\leftrightarrow$ Floating-Point Conversion - State Specification ..... 59
3.31 Floating-Point to Integer Conversion - Exceptions ..... 60
3.32 Integer to Floating-Point Conversion - Exceptions ..... 60
3.33 Invalid Operations ..... 67
3.34 Floating-Point Unit - Control Signal Specification ..... 72
5.1 Logic Cell Usage - Other Implementation [12] ..... 100
5.2 Area Consumption by Module. ..... 101
5.3 Clock Cycle Usage by Operation ..... 103

## Chapter 1

## Introduction

### 1.1 Motivation

As microcontrollers are assigned more and more complex tasks, the requirement of low-end, yet efficient floating-point computations becomes relevant. Even though most computations involving fractions can be performed using traditional fixedpoint math, floating-point math is convenient for programmers, especially as the size of software projects increases.

Most implementations of the IEEE-754 1985 standard for binary floating-point arithmetic (or simply the standard) focus on high performance, targeting complex scientific calculations, or heavy multimedia processing. Low-end platforms with floating-point support mostly relies on pure software-implementations, which typically provide rather poor performance.

In an attempt to bridge this gap, this project aims to derive a compact hardware implementation of the standard, that achieves a large enough speedup over a software implementation to justify the additional hardware cost. The target domain is 8 -bit microcontrollers, more specifically the Atmel AVR 8-bit architecture [3].

This project is based on a preliminary project (5).

### 1.2 What was Covered in the Preliminary Project

The preliminary project aimed to extract the requirements of a compliant implementation from the IEEE-754 1985 standard for binary floating-point arithmetic. This involved identifying the representation format, along with the required operations and exceptional cases covered in the standard. Then, a variety of algorithms
capable of performing these operations were discussed and compared. Finally, a set of algorithms was chosen, based on their functional equivalence and the absence of complex internal operations. The motivation behind this was to allow maximum sharing of resources, as well as keeping the functional units as simple as possible. Based on these algorithms, an architecture was suggested, along with some rough timing estimates.

### 1.3 What will be Covered in this Report

This project builds upon the preliminary project, aiming to provide a complete implementation of the architecture suggested in the previous report, along with area and execution time estimates. This task includes detailed specification, along with solving some problems not covered by the previous work. A few notable examples is the performing of rounding in accordance with the standard, as well as detecting and dealing with exceptions.

As the time-frame for the project is limited, some tasks must be prioritized. As the goal of the project is to acquire data on area consumption and execution time of an IEEE-754 1985 implementation, the features that contribute to area consumption and execution time will be dealt with first. This involves any operation that will require dedicated functionality, or additional control steps. Operations such as overflow detection are less likely to introduce any significant hardware consumption, thus they are assigned a lower priority.

### 1.4 What will not be Covered in this Report

This report assumes that the reader is familiar with IEEE single-precision floatingpoint numbers, as well as the basic mathematics behind the associated operations. For more information on this, please refer to the preliminary project report [5], the standard itself [4] or other resources [11, [6].

As the purpose of this project is to create a minimal, low-cost implementation, only features that are required by the standard are considered. Thus, additional features such as conversion from character strings to floating-point values, and comparison instructions will not be discussed.

In addition, certain features are omitted due to their complex nature. Especially support for denormal numbers is fairly complex to implement, thus it is not featured in this report even though it is required by the standard. As the method for handling denormal numbers is very much dependent on the surrounding architecture, no choices have been made for this. One possible method is to flush all denormal inputs and outputs to zero.

No mechanism for software traps are discussed, as this is beyond the scope of this
project. However, this may be used to handle denormal numbers in software, thus any subsequent work may want to consider supporting traps. The floating-point remainder operation is not featured here either.

Finally, the treatment of Not-a-Number values ( $N a N s$ ) is very brief in this report. For instance, quiet NaNs and signaling NaNs are not treated individually in any way.

### 1.5 Structure of this Report

Chapter 2 will give a brief overview of some of the theory that was left out in the preceding report, or simply wasn't discussed in sufficient detail. Note that this is not a comprehensive walk-through of all the theory behind this project, please refer to [5] for more details.

Following the theory chapter, the design and specification of the various modules will be discussed in Ch 3 . This chapter is the bulk of this report, covering both algorithmic as well as architectural design considerations. The various functional units that will form the building blocks of the complete design is discussed separately, before they are assembled to form the final architecture. In order to make this chapter tidy and comprehensible, the design of each operation is discussed separately. Finally, they are merged together into the final design.

Chapter 4 on simulation and verification will discuss some means to verify the behavior of the design, as well as illustrate some important concepts through simulation.

Then, Ch. 5 will present the synthesis results, as well as the resulting clock cycle usage of the various operations.

Finally, the results from the preceding sections will be discussed in $\mathrm{Ch} \sqrt[6]{6}$, and the report will be concluded. Suggestions for future work is included here as well.

## Chapter 2

## Theory

This chapter will introduce some theory that was insufficiently covered in the preliminary project, or not covered at all.

### 2.1 IEEE Floating-Point Numbers

This report deals with floating-point numbers, that correspond to the representation presented in the IEEE-754 1986 Standard for Binary Floating-Point Arithmetics [4. To limit this report, only single precision, normalized numbers are discussed.

As mentioned, this report assumes that the reader has some knowledge of the standard as well as the various floating-point operations. Several resources that provide information on this was listed in the introduction.
This report will refer to the various components of a floating-point value as sign bit $(s)$, exponent $(E)$ and significand, fraction or mantissa $(F)$.

### 2.2 Count Leading Zeros

The count leading zeros operation is included as a CPU instruction in several architectures. It takes a binary number, and returns the number of leading zeros, counting from the MSB towards the LSB. If the input value consists of $N$ bits, the answer can be represented in $\log 2(N)$ bits, given that $N$ is a power of two.

For instance, $C L Z(00001010)$ returns the value $100_{\text {two }}=4_{\text {ten }}$.
This section describes a way to implement the CLZ operation, for input values with
a power-of-two bit width.
First, extract the upper half of the input word, and compare it to zero. If this comparison is true, it means that the leading one is located in the lower half of the input word. Thus, the number of leading zeros is at least half of the input word length. The upper half of the input word is discarded, and the same procedure is applied to the lower half. The upper bit of the result word is set to one.

If the comparison was false, the leading one must be located in the upper half of the input word. This means that the number of leading zeros must be less than half the word length of the input word. The upper bit in the result is set to zero, and the procedure is applied to the upper half of the input word.

This subdivision will generate a binary tree with a depth of $\log 2(N)$, generating one result bit per subdivision starting from the MSB. It should be noted that the case of an all-zero input value requires special care. This can be implemented as a relatively simple comparison of the result generated, which introduces very little extra logic.

This algorithm is represented as a flowchart in Fig.2.1.

### 2.3 Rounding

This section will elaborate the theory behind the various forms of rounding included in the IEEE-754 1985. The different rounding modes will be reviewed shortly, and methods for performing the actual rounding will be discussed. Note that this section does not discuss the actual implementation of the rounding schemes; this is done in ch 3.9 .

For more details on the mathematics behind rounding, see [11.

### 2.3.1 Prerequisites for rounding

As concluded in [5, some additional information is required in order to round a fraction in accordance with the specification. More specifically, this is two additional bits of precision - guard and round - in the internal representation, as well as a sticky bit. The former bits are fairly easy to implement, as long as the datapath is wide enough to support it.

The sticky bit represents what could be in the bits to the right of the least significand bits, had they not been discarded. If a one is ever shifted into the sticky bit, it "sticks" to one, and remains high for the rest of the operation. The generation of the sticky bit will require some additional logic, this is discussed in Ch $\sqrt[3.9]{ }$.


Figure 2.1: Flowchart Representation of the Count-Leading-Zeros Algorithm

Mathematically speaking, the rounding can be described as

$$
\text { frac }_{\text {rounded }}=\operatorname{round}(f r a c, s)
$$

where frac is on the form

$$
\text { 1. } \underbrace{X X X X X X X X X X X X X X X X X X X X X X X}_{23 \text { bit }} g r
$$

and the resulting frac $_{\text {rounded }}$ is on the form

$$
\text { 1. } \underbrace{X X X X X X X X X X X X X X X X X X X X X X X}_{23 \text { bit }}
$$

The 23 fractional bits denoted $X$ in the latter expression are the bits that will be kept in the final representation of the result, leading one excluded.

### 2.3.2 Round Towards Zero (Truncate)

This rounding mode is by far the simplest to implement, as it only requires a truncation of the significand. An implementation that only supported this rounding mode could be made more compact and have a shorter execution time of operations that require rounding. Example:

```
round}(1.11000000000000000000000 1 1 0) = 1.11000000000000000000000
```


### 2.3.3 Round Towards $+\infty$

In this mode, the value of the fraction will be rounded towards $+\infty$, regardless of its value. In the case of negative numbers, this is identical to the round-towards-zero mode; just truncate the number. Example:

$$
\operatorname{round}(-1.11000000000000000000000110)=1.11000000000000000000000
$$

In the case of a positive significand, the value must be increased if any of the additional bits are set. This can be solved by performing a logical OR between the guard, round and sticky bits. The resulting bit can be used to determine the rounding: if it is 1 , one LSB must be added to the significand. If it is 0 , the fraction can be truncated.

Examples:

$$
\left.\begin{array}{l}
\operatorname{round}(1.110000000000000000000001100)=1.11000000000000000000001 \\
\operatorname{round}(1.11000000000000000000000010)=1.11000000000000000000001 \\
\operatorname{round}(1.11000000000000000000000 \\
0
\end{array} 011\right)=1.11000000000000000000001
$$

### 2.3.4 Round Towards $-\infty$

The round-towards-minus-infinity rounding mode will, as the name implies, round the fraction towards minus $\infty$. This is fairly similar to the previous rounding mode, except that we switch the treatment of the positive and negative fractions: if the fraction is positive, it is truncated. If it is negative, the extra bits will determine its value. Example:

$$
\operatorname{round}(1.11000000000000000000000110)=1.11000000000000000000000
$$

Again, if any of the extra bits are set, a LSB must be added to the absolute value of the fraction. Note that the sign bit is kept out of the addition itself; the purpose
of this addition is to bring the absolute fraction value away from zero. Examples:

$$
\left.\begin{array}{l}
\operatorname{round}(1.11000000000000000000000100)=1.11000000000000000000001 \\
\operatorname{round}(1.11000000000000000000000
\end{array} 0_{1} 10\right)=1.11000000000000000000001
$$

### 2.3.5 Round To Nearest Even

This rounding mode is by far the most complicated to implement, however it is also the one specified as default by the standard. The principle is to round the fraction to the value that is closest to the unrounded value. For instance,

$$
\operatorname{round}(10.11)=11.00
$$

, as the fraction is closer to 11 than it is to 10 . The problem with the algorithm is the treatment of the half-way case, where the numeric distance to the two alternatives is equal. For instance, 10.10 is half-way between 10.00 and 11.00 . In this case, the standard requires the number to be rounded to the value that has a zero in its LSB. In the previous example, the correct value after rounding would be 10.00.

Thus, the implementation of this rounding mode will require knowledge of the least significant bit of the significand, namely the bit to the left of the guard and round bits.

If we compute an intermediate sticky-bit $s^{\prime}=g \mid s$, the effective rounding operations required for the round-to-nearest-even scheme can be summarized as in Tab,2.1 (adapted from [11). ulp denotes unit in the last place, and is simply a high bit

Table 2.1: Round-to-Nearest-Even: Required Rounding Operations

| LSB | r | s' | Operation |
| ---: | ---: | ---: | ---: |
| 0 | 0 | 0 | +0 |
| 0 | 0 | 1 | +0 |
| 0 | 1 | 0 | +0 |
| 0 | 1 | 1 | $+0.5 u l p$ |
| 1 | 0 | 0 | +0 |
| 1 | 0 | 1 | +0 |
| 1 | 1 | 0 | $+0.5 u l p$ |
| 1 | 1 | 1 | $+0.5 u l p$ |

with the same weight as the least significant bit in the operand. For instance, $1.0+0.5 u l p$ is performed as:

$$
\begin{array}{r}
1.00000000000000000000000 \mathrm{~g} r \\
+0.00000000000000000000000 \mathrm{l} 0
\end{array}
$$

### 2.3.6 Floating-Point Exceptions

This section will give a brief review of the various exceptions included in the standard, as well as highlighting some important implementation aspects. Note that the implementation of the exception handling is discussed in $\mathrm{Ch} \sqrt[3.10]{ }$ in context of the actual design organization.

## Exceptions Present in the IEEE 754-1985 Standard

The standard defines the following exceptions:

1. Invalid operation
2. Division by Zero
3. Inexact
4. Overflow
5. Underflow

The exceptions were defined in the preliminary report, along with examples of cases that will trigger them. The important thing to note here, is that these exceptions can be divided into two classes: The first is exceptions that can be detected and dealt with upon the very beginning of an operation, the second is the kind of exceptions that occur at some point during the execution of the operation.

The former class of exceptions will be referred to as init-time exceptions in this report, the latter will be referred to as run-time exceptions.

This difference affects how exceptions will be detected and dealt with in the implementation, thus it is necessary to identify which exceptions belong to which group. This is listed in Tab 2.2 .

Table 2.2: IEEE 754-1985 Exceptions

| Exception | Detectable at init-time? |
| :--- | :--- |
| Invalid operation | Yes |
| Division by Zero | Yes |
| Inexact | No |
| Overflow | No |
| Underflow | No |

In accordance with this classification, the implementation will treat invalid operation and division by zero at init-time, while the other exceptions will be detected within the arithmetic stages ("run-time"). The causes for these exceptions will be derived per operation in the later chapters, before they are summarized in $\mathrm{Ch} \sqrt[3.10]{ }$.

## Chapter 3

## Design and Specification

This chapter will deal with the design and specification of various parts of the system. The chapter is divided into separate sections for the various operations, as well as separate sections for rounding and exception handling. The reason behind this organization is to manage complexity, as well as making it easier to extract a single operation from the design, and implement it by itself. The design is loosely based on design principles found in [13] and [13].

### 3.1 General Considerations

The general design was derived in the preliminary project, an abstract overview of the architecture is given in Fig .3.1.

The architecture can be summarized as two distinct scalar pipelines, sharing a common control unit. In addition to this, an external multiplier is connected to the significand pipeline. Certain operations require some transfer of data between the two pipelines, hence they are interconnected by a few data wires.

The design will implement the floating-point operations required by the IEEE-754 1985, by a careful selection of algorithms. As the design is similar to a generalpurpose CPU pipeline, it is obvious that the chosen algorithms will share characteristics with existing software implementations if the IEEE-754. The speedup over a software implementation is mainly achieved through a more suitable data width, as well as utilizing two pipelines along with some hardwired routing of data.


Figure 3.1: Abstract View of the System Architecture

### 3.1.1 System-level interface

Most of the operations specified in the standard take two inputs and produce one output. The rest are unary, thus consuming one operand and produce one result. The system-level interface of the FPU includes two input data ports, and one output data port. Additional input signals are the instruction opcode, as well as the active rounding mode. All input operands are assumed to be 32 -bit floating-point values, with the exception of the integer-to-floating-point conversion operands. These will be interpreted as 32 bit integer values, either unsigned or signed two's compliment, depending on the instruction. Integer values smaller than 32 bit are often used in microcontrollers, but they can simply be sign extended in order to correspond with the format assumed by the FPU.

The output ports consist of a 32-bit data result, several status flags and a flag that indicated that the current instruction is completed. The interface signals of the FPU is listed in Tab 3.1 .

The system-level interface of the FPU is illustrated in fig. 3.2 .

### 3.2 Functional Units

This section will describe the functional units that form the basic blocks of the FPU architecture. The requirements and specifications of the various units are

Table 3.1: Floating-Point Unit - Interface Signals

| Signal | Name |
| ---: | :--- | ---: |
| Operand A | Input A |
| Operand B | Input B |
| OpCode | Specifies the active operation |
| RoundingMode | Decides the active rounding mode |
| Result | The FPU result output |
| ResultReady | Indicates that a result is ready, and the <br> unit is ready for a new instruction was |
| Invalid operation | Indicates that an invalid operation was <br> performed |
| Division by zero | Indicates that a division by zero oc- <br> Oveflow <br> cured <br> Indicates that an overflow occured <br> Underflow <br> Indicates that an underflow occured <br> Inexact <br> Indicates that precision was lost during <br> the operation |



Figure 3.2: The System-Level Interface of the FPU
governed by the choice of algorithms and architecture in general. Thus, several aspects of the functional units presented here will be elaborated in the subsequent sections, which deal with each floating-point operation separately.

### 3.2.1 Storage Elements

This section will describe the internal storage elements of the floating-point unit. The organization of the internal registers is determined by the amount of storage
required by the chosen algorithms, as well as critical path considerations.
At minimum, the design needs three registers per pipeline. More specifically, each ALU needs two registers to provide the input values, and a result register. Note that the result in many cases can be stored by overwriting one of the input operands. In other words, a dedicated result register is only needed in a few operations.

However, the result registers can be utilized to reduce the critical path of the design, as well as serve as output buffers. Thus, we chose to implement them separately instead of incorporating them in a register file along with the input registers.

In addition to the general-purpose registers ( $G P R s$ ), a set of constant-valued registers is also required. Examples of such are a register to hold the bias value specified by the standard, as well as constants used in normalization of results. In order to keep the design tidy, the constant registers are contained in a register file, along with two general-purpose registers. Note that the constant registers are not userwritable, as opposed to the GPRs. As the constants used in the design usually consist of mostly zeros, the constant values can be generated by relatively simple combinatorial logic.

## Significand-Related Registers

Figure 3.3 shows the interface of the register file that is connected to the significand ALU. The two write ports are connected to GPR R0 and R1, the read select signals choose which internal register value to forward to the corresponding output port. The shift enable signal enables left-shifting of register R0, by one digit.

As the various algorithms featured in this design require a selection of specific constants, a set of constant registers have been included in the register files. Table 3.2 lists the constants featured in the significand result register.

Table 3.2: Significand Register File - Constants

| Name | Value | Description |
| :--- | ---: | :--- |
| Zero | $32^{\prime}$ d0 | All zeros |
| One | $32^{\prime}$ d1 | 1 |
| Two | $32^{\prime}$ d2 | 2 |
| ULP Round | $32^{\prime}$ d128 | ULP used during rounding |
| Bias | $32^{\prime}$ d127 | Exponent bias value |
| Five | $32^{\prime}$ d5 5 | 5 |
| Six | $32^{\prime}$ d6 | 6 |
| NaN Sig. | $32^{\prime}$ 'h20000000 | Significand corresponding to a NaN result |
| Ones | $32^{\prime}$ 'hFFFFFFFF | All ones |



Figure 3.3: Significand Register File Interface

## Exponent-Related Registers

The interface of the exponent pipeline register file is given in fig. 3.4 Note that it is slightly simpler than its significand counterpart, as the shift-capabilities are not required here.

Again, a set of constant values are required in the various algorithms. The constant register values included in the exponent register file is given in tab 3.3

Table 3.3: Exponent Register File - Constants

| Name | Value | Description |
| :--- | ---: | :--- |
| Zero | 0 | All zeros |
| One | $9^{\prime}$ d1 | 1 |
| RPP | $9^{\prime}$ d31 | Significand radix point position |
| I2FP | $9^{\prime}$ d158 | Used in int->float conversion |
| Bias | $9^{\prime}$ d127 | Exponent bias |
| Ones | $9^{\prime}$ d511 | All ones |

### 3.2.2 Detection of Special Representation Values

The standard [4] defines several special representation values for floating-point numbers, which have a great impact on the implementation. Detecting and iden-


Figure 3.4: Exponent Register File Interface
tifying these values are an important part of floating-point exception handling. In addition it is possible to increase performance by treating certain special cases, such as multiplication between zero and a number.

The circuitry needed for detecting special representation values were derived in the preliminary project, and repeated here for convenience. Implementation-wise, the operation will consist of two combinatorial gate-networks connected to the input ports of the FPU itself. The logic will assert a set of status flags, depending on the value of the inputs. These status flags will be forwarded to the control unit, and used to determine the subsequent control flow.

Figure 3.5 shows the interface of the detection logic, Tab 3.4 specifies the interface signals. For more information on the internals of this unit, please refer to the preliminary project and the actual implementation source code.

### 3.2.3 Interface to the External Multiplier

As the floating-point unit will require multiplication of larger bit-widths than the existing hardware multiplier supports, it is necessary to split the multiplication into several smaller multiplication, and accumulate them. This section will describe the logic required to feed the multiplier with data, invoke a multiplication and finally align the partial product, in order to prepare it for the accumulation step.


Figure 3.5: SVD Unit Interface

Table 3.4: Special Value Detection Unit - Interface

| Signal | Bit Width | Description |
| :--- | ---: | ---: |
| value in | 32 | Single precision floating-point value |
| sign | 1 | The sign of the input |
| isZero | 1 | input equal to $\pm 0 ?$ |
| isInf | 1 | input equal to $\pm \infty ?$ |
| isNan | 1 | input is Not-a-Number? |
| isDenorm | 1 | Input is a denormal value? |
| value out | 33 | Input with leading significand digit appended |

## Slicing the Input

The mask and shift unit takes two 24 -bit operands, and returns two 16 -bit operands which can be sent to the multiplier input ports. Exactly how the slicing is done is determined by an opcode.

Note that extracting the higher bits of a word, and outputting them on the lower bits of the output ports, the numeric value of the operands are changed. This must be compensated for, after the multiplication is performed. This task is handled by the shift and extend unit.

The different operations of the unit is summarized in Tab 3.5

## The External Multiplier

The external multiplier is not a part of this project, however a behavioral model is included for simulation purposes. It is simply a pipelined multiplier that consumes

Table 3.5: Shift-and-Mask Unit

| Operation | OpCode | Description |
| :--- | ---: | :--- |
| A8C8 | 00 | Extracts the upper 8 bits from both <br> operands |
| A8D16 | 01 | Extracts the upper 8 bits from the first <br> operand and the 16 lower bits from the <br> second operand |
| B16C8 | 10 | Extracts the 16 lower bits of the first <br> operand and the 8 lower bits from the <br> second operand <br> Extracts the lower 16 bits from both <br> operands |
| B16D16 | 11 |  |



Figure 3.6: External Multiplier Interface
two cycles computing a 32 -bit product from two 16 -bit inputs. Consecutive multiplications can be started in consecutive cycles, allowing the multiplier to calculate $N$ multiplications in $N+1$ cycles.

The interface of the external multiplier is illustrated in Fig 3.6 .
Note that the area contribution of the external multiplier should be subtracted from the synthesis results, as it is not a part of this design.

## Extracting, Shifting and Extending the Partial Products

The shift and extend unit is responsible for converting a partial product from the external multiplier into a representation suitable for accumulation. This involves
shifting the partial product into the right position, and zero-extending the value. The shift amount depends on the operation of the mask and shift unit. Note that since the multiplier consumes two cycles per product, the operation of this unit must lag one cycle behind the one of the mask and shift unit.

For instance, if the former unit extracts the upper half of the 24 -bit significands, and right-shifts the resulting bits by 12 , the partial product needs to be left-shifted by 24 in order to obtain the correct numeric value. However, as we discard the lower 16 bits of the significand product, the actual operation of the shift and extend unit needs to be a 8 -bit left-shift. See $\mathrm{Ch}, 3.3$ for more details on this.

The different operations of the unit is summarized in tab 3.6

Table 3.6: Shift-and-Extend Unit

| Operation | OpCode | Description |
| :--- | ---: | :--- |
| SHIFT_16_BIT_AND_EXTEND | 00 | Shifts the input 16 bits to the left |
| SHIFT_0_BIT_AND_EXTEND | 01 | Shifts the input 8 bits to the left, <br> and zero extends the result |
| SHIFT_TRUNC_AND_EXTEND | 11 | Truncates the lower 16 bits of the <br> input, and zero extends the re- <br> sult |

### 3.2.4 Arithmetic-Logic Units

The arithmetic-logic units are responsible for the bulk of the operations performed on data within the floating-point unit. Thus they need to be flexible and generic, while maintaining a low level of complexity in order to keep the area consumption as low as possible. As mentioned previously, the design revolves around two ALUs; one for the significand calculations and one for the exponent calculations.

The motivation behind this choice is that several of the micro-operations in the chosen algorithms can be performed independent on the significand and the exponent. Thus it is possible to exploit a certain amount of parallelism with very little effort. All the operations this design will implement could have been performed by a single ALU, indeed this is how it is done in most software implementations of the standard. Still, the addition of a second pipeline will provide a significant speedup at a low cost.

## Significand ALU

This is the largest of the two ALUs, and also the one with the largest amount of operations. Hence, it will be a major factor in determining the total system cost.


Figure 3.7: Significand ALU Interface

The interface of the significand ALU is shown in Fig. 3.7. the interface signals are specified in Tab 3.7 .

Table 3.7: Significand ALU Interface Signals

| Signal name | Bit Width | Description |
| :--- | ---: | :--- |
| Operand A | 32 | ALU Input A |
| Operand B | 32 | ALU Input B |
| ALU Result | 32 | The result of the current operation |
| ALU OP | 4 | The current operation |
| Zero | 1 | 1 if the result was zero, 0 otherwise |
| Negative | 1 | 1 if the result was negative, 0 otherwise |

The operations that are included in the significand ALU are summarized in Tab 3.8

## Exponent ALU

The interface of the exponent ALU is shown in Fig 3.8 the interface signals are specified in Tab 3.9.

The operations that are included in the exponent ALU are summarized in Tab 3.10 .

Table 3.8: Significand ALU Operations

| Operation | OpCode | Operation | Comment |
| :--- | ---: | :--- | :--- |
| SIG_ALU_OP_NOP | 0000 | Result $\leftarrow 0$ | No operation |
| SIG_ALU_OP_MOVA | 0001 | Result $\leftarrow \mathrm{A}$ | Moves A through the ALU |
| SIG_ALU_OP_NEGB | 0010 | Result $\leftarrow-\mathrm{B}$ | Negates B |
| SIG_ALU_OP_ADD | 0011 | Result $\leftarrow \mathrm{A}+\mathrm{B}$ | Adds A and B |
| SIG_ALU_OP_SUB | 0100 | Result $\leftarrow \mathrm{A}-\mathrm{B}$ | Subtracts B from A |
| SIG_ALU_OP_SHRA | 0101 | Result $\leftarrow \mathrm{A} »>\mathrm{B}$ | Arithmetic right-shift of A <br> by B bits |
| SIG_ALU_OP_SHRL | 0101 | Result $\leftarrow \mathrm{A} »$ B | Logical right-shift of A by <br> B bits |
| SIG_ALU_OP_SHLL | 0110 | Result $\leftarrow \mathrm{A} « \mathrm{~B}$ | Logical left-shift of A by B <br> bits |
| SIG_ALU_OP_CLZ | 1000 | CLZ(A) | Returns the number of <br> leading zeroes in A, in the <br> range $[0,32]$ |



Figure 3.8: Exponent ALU Interface

Table 3.9: Exponent ALU Interface Signals

| Signal name | Bit Width | Description |
| :--- | ---: | :--- |
| Operand A | 32 | ALU Input A |
| Operand B | 32 | ALU Input B |
| ALU Result | 32 | The result of the current operation |
| ALU OP | 3 | The current operation |
| Zero | 1 | 1 if the result was zero, 0 otherwise |
| Negative | 1 | 1 if the result was negative, 0 otherwise |

Table 3.10: Exponent ALU Operations

| Operation | OpCode | Operation | Comment |
| :--- | ---: | :--- | :--- |
| EXP_ALU_OP_NOP | 000 | Result $\leftarrow 0$ | No operation |
| EXP_ALU_OP_MOVA | 001 | Result $\leftarrow$ A | Moves A through the ALU |
| EXP_ALU_OP_NEGB | 010 | Result $\leftarrow(-$ B $)$ | Negates B |
| EXP_ALU_OP_ADD | 011 | Result $\leftarrow$ A + B | Adds A and B |
| EXP_ALU_OP_SUB | 100 | Result $\leftarrow$ A - B | Subtracts B from A |
| EXP_ALU_OP_SU_SHL | 101 | Result $\leftarrow$ A $«$ B | Logical left-shift of A by B <br> bits |

### 3.3 Floating-Point Multiplication

Multiplication differs from the other operations, as it is the only operation that is based on existing hardware; namely a 16 x 16 bit integer multiplier. Thus it is the least flexible operation in terms of design space exploration and will be discussed before the others.

### 3.3.1 Algorithm and Design Considerations

The basic algorithm for floating-point multiplication was described in 5]. The algorithm can be summarized with the following steps:

## 1. Add the exponents

2. Subtract bias in order to obtain the correct exponent
3. Perform signed multiplication of the input significands
4. Normalize and round the result. This is easy, because of the constrained range of the multiplication result
5. Calculate the output sign bit as the logical XOR operation between the input exponent bits

The only complex operation in this algorithm is the significand multiplication, which will be performed by the existing $16 x 16$-bit multiplicator, along with an accumulator.

As the input significands consist of 24-bit fixed-point numbers with a 1:23 bit distribution (integer:fraction), the complete multiplication of these values will yield a 48 -bit result, with a $2: 46$ bit distribution. Thus the minimum required size of the accumulator and result register is 48 bit. This will result in a significant increase in bit width of several units, which will have a negative impact on the total area consumption. It is highly desirable to reduce this requirement, in order to find a compact solution.
As the IEEE-754 only requires a certain amount of precision, it is possible to discard the least significant bits of the product. By careful scheduling of the partial product multiplications, the required bit width of the accumulator and result register can be reduced to 32 bit . This is a $50 \%$ reduction compared the direct computation.

The required word slicing is illustrated in eq. 3.1

$$
\begin{equation*}
\underbrace{A A}_{A_{\text {high }}} \underbrace{B B C C}_{A_{\text {low }}} \times \underbrace{D D}_{B_{\text {high }}} \underbrace{E E F F}_{B_{\text {low }}} \tag{3.1}
\end{equation*}
$$

Eq. 3.2 shows the order of operations.

$$
\begin{align*}
& \frac{A A B B C C \times D D E E F F}{} \\
+ & A A D E F F \\
+ & D D B B C C  \tag{3.2}\\
+ & \frac{B B C C E E F F}{P P P P P P P P P P P P}
\end{align*}
$$

Note that the bits that will be discarded from the final partial product can not be completely ignored; they may affect the rounding of the final result. Hence it is necessary to determine if any of the discarded bits were set high; in this case the sticky bit must be asserted. More details on this can be found in chapter 3.9 which deals with the implementation of rounding.

$$
\text { Multiplication result }=\underbrace{P P P P P P P P}_{32 \text { MSB of product Sticky bit data }} \underbrace{P P P P}
$$

### 3.3.2 Organization

Figure 3.9 shows a suggested schedule for performing floating-point multiplication at a minimal hardware cost. Note that this architecture is affected by the algorithms chosen for all the floating-point operations, in the preliminary project. Thus, it is most likely not ideal if you consider the multiplication operation by itself.

Blue wires represent control signals, black wires represent data. The gray blocks are storage elements, the white rectangles represent functional units and combinatorial units. The registers were discussed in detail in ch 3.2.1 The two units labeled $\operatorname{sig} A L U$ and $\exp A L U$ are the arithmetic-logic units that deals with significand and exponent computations, respectively. The blue control lines are unconnected in the figure; the control unit was left out of the figure to keep it more readable.

The exponent pipeline simply accepts two input exponents, add them together and subtract bias in order to obtain the correct numerical result. The significand ALU accepts partial products from the multiplier chain shown in the left part of the diagram. The significand ALU works together with the corresponding register file, functioning as an accumulator. This enables the significand multiplication, in accordance with the method presented in the previous section.


Figure 3.9: Floating-Point Multiplication Architecture

### 3.3.3 Scheduling and Control

## Dataflow

The algorithm can be represented in a dataflow diagram (DFG) as shown in Fig 3.10

## Functional Unit Binding

The functional unit binding is relatively simple: the multiplication is shared among the external multiplier and the significand ALU, while the exponent calculations are performed by the exponent ALU.


Figure 3.10: Floating-Point Multiplication DFG

## Scheduling

Table 3.11 shows the schedule of the floating-point multiplication, using the given architecture. Note how the calculations of the exponent and the significand can be performed independently. The sign bit calculation is not shown in this table, as it is included in the control unit itself.

Table 3.11: Floating-Point Multiplication - Schedule

| Cycle | Multiplier | Significand ALU | Exponent ALU |
| ---: | :--- | :--- | :--- |
| 1 | $P 0$ |  | $E_{A}+E_{B}$ |
| 2 | $P 1 / P 0$ |  | $\left(E_{A}+E_{B}\right)-$ bias |
| 3 | $P 2 / P 1$ | $0+P 0$ |  |
| 4 | $P 3 / P 2$ | $P 0+P 1$ |  |
| 5 | $P 3$ | $(P 0+P 1)+P 2$ |  |
| 6 |  | $(P 0+P 1+P 2)+P 3$ |  |

## Register Allocation

Table 3.12 presents an alternative view of the schedule, namely the register values after each cycle. This is included in order to illustrate the internal data flow. Note how the final significand and exponent are placed in their respective R0s. This is common to all operations, as the normalize and round operations expect the value they act upon to be present in these registers.

## Control

Table 3.13 lists all the control signals present in the floating-point multiplication design. Please refer to fig 3.9 for details on how the signals are connected to the

Table 3.12: Floating-Point Multiplication - Internal Register Values

| Cycle | sig.R0 | sig.R1 | sig. <br> result | exp.R0 | exp.R1 | exp. <br> result |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | $E_{A}$ | $E_{B}$ | 0 |
| 1 | 0 | 0 | 0 | $E_{A}+E_{B}$ | $E_{B}$ | 0 |
| 2 | 0 | 0 | 0 | $\left(E_{A}+E_{B}\right)-$ bias | $E_{B}$ | 0 |
| 3 | $P 0$ | 0 | 0 | $\left(E_{A}+E_{B}\right)-$ bias | $E_{B}$ | 0 |
| 4 | $P 0+P 1$ | 0 | 0 | $\left(E_{A}+E_{B}\right)-$ bias | $E_{B}$ | 0 |
| 5 | $(P 0+P 1)+P 2$ | 0 | 0 | $\left(E_{A}+E_{B}\right)-$ bias | $E_{B}$ | 0 |
| 6 | $(P 0+P 1+P 2)+P 3$ | 0 | 0 | $\left(E_{A}+E_{B}\right)-$ bias | $E_{B}$ | 0 |



Figure 3.11: Floating-Point Multiplication - Control Flow/State Chart
various functional units.
The control flow of this operation is fairly simple, as it contains no branches, and consumes the same amount of clock cycles every time. The control flow/state chart for the floating-point multiplication is shown in Fig 3.11. Note that this state chart assumes that all input operands are placed in the appropriate registers upon start. This is referred to as pre-process, which also deals with detection of invalid operations and inputs.

In addition, the control steps for the normalization, rounding and final exception checking is not included. These steps are referred to as post-process. Normalization is discussed in Ch 3.8 rounding is discussed in Ch 2.3 and 3.9 .

Finally, the sequence of control signals that generate the mentioned behavior must

Table 3.13: Floating-Point Multiplication - Control Signals
\(\left.$$
\begin{array}{lrrl}\hline \hline \text { Name } & \text { Bit Width } & \text { Default } & \text { Description } \\
\hline \text { maskAndShiftOp } & 2 & 00 & \text { Enale multiplier? } \\
\text { mulEnable } & 1 & 0 & \text { Enable } \\
\text { shiftAndExtendOp } & 2 & 00 & \begin{array}{l}\text { Chooses how to shift and zero-extend } \\
\text { the multiplier output }\end{array} \\
\text { srfWriteSelectR0 } & 1 & 0 & \begin{array}{l}\text { Muxes between the ALU result and the } \\
\text { input port }\end{array} \\
\text { srfWriteSelectR1 } & 1 & 0 & \begin{array}{l}\text { Muxes between the ALU result and the } \\
\text { input port }\end{array}
$$ <br>

srfWriteEnableR0 \& 1 \& 0 \& Enable write to s.R0?\end{array}\right]\)| srfWriteEnableR1 |
| :--- |
| srfReadSelectA |

be specified. Table 3.14 lists all states relevant to this operation, and specifies the control signals in each state. To make the table more readable, only values that differ from their default values are listed. Thus, this table should be compared with tab 3.13 for a complete understanding of which control signals are set to what value, in a given state.

### 3.3.4 Exceptions

The floating-point multiplication can trigger several exceptions, a notable example is the multiplication between zero and infinity.

Table 3.14: Floating-Point Multiplication - State Specification

| Signal | Value |
| :---: | :---: |
|  | State: M1 |
| maskAndShiftOp | MASK_AND_SHIFT_A8C8 |
| mulEnable | 1 |
| erfWriteEnableR0 | 1 |
| $\operatorname{expAluOp}$ | ADD |
|  | State: M2 |
| maskAndShiftOp | MASK_AND_SHIFT_A8D16 |
| mulEnable | 1 |
| sigAluRegOrMul | 1 |
| erfWriteEnableR0 | 1 |
| erfReadSelectB | 110 |
| $\operatorname{expAluOp}$ | SUB |
| $\begin{array}{ll}\text { maskAndShiftOp } & \text { State: M3 } \\ \text { MASK_AND_SHIFT_B16C8 }\end{array}$ |  |
|  |  |
| mulEnable | 1 |
| srfWriteEnableR0 | 1 |
| sigAluRegOrMul | 1 |
| sigAluOp | MOVA |
| State: M4 |  |
| maskAndShiftOp | MASK_AND_SHIFT_B16D16 |
| mulEnable | 1 |
| shiftAndExtendOp | SHIFT_0_BIT_AND_EXTEND |
| srfWriteEnableR0 | 1 |
| srfReadSelectB | 000 |
| sigAluRegOrMul | 1 |
| sigAluOp | ADD |
| State: M5 |  |
| mulEnable | 1 |
| shiftAndExtendOp | SHIFT_0_BIT_AND_EXTEND |
| srfWriteEnableR0 | 1 |
| srfReadSelectB | 000 |
| sigAluRegOrMul | 1 |
| sigAluOp | ADD |
| State: M6 |  |
| mulEnable | 1 |
| shiftAndExtendOp | SHIFT_TRUNC_AND_EXTEND |
| srfWriteEnableR0 | 1 |
| srfReadSelectB | 000 |
| sigAluRegOrMul | 1 |
| sigAluOp | ADD |

Table 3.15 lists all the exceptions that may be caused by this operation. Note that some exceptional cases -such as operations on a $N a N$-are shared among all floating-point operations. These cases were discussed in Ch 2.3.6. Please refer to Ch. 3.10 for more details on the actual implementation of the exception handling.

Table 3.15: Floating-Point Multiplication - Exceptions

| Exception | Cause | "Init-Time"? |
| ---: | :--- | :--- |
| Invalid operation | $\pm 0 \times \infty$ or $\infty \times \pm 0$ | Yes |
| Inexact | Fraction before rounding differs from <br> fraction after rounding | No |
| Overflow | Result too large to be represented | No |
| Underflow | Result too small to be represented | No |



Figure 3.12: Floating-Point Addition/Subtraction Algorithm

### 3.4 Floating-Point Addition and Subtraction

The floating-point addition and subtraction are two closely related operations, at least in the case of signed operands. Hence, they will be both discussed and implemented together even though they are assigned unique op-codes in the FPU design.

### 3.4.1 Algorithm and Design Considerations

The addition and subtraction operations are far more complex than the multiplication operation, at least in terms of control. This is mainly due to the necessary adjustment of the input exponents, as well as several conditional operations present in the control path.

Figure 3.12 shows the algorithm for floating-point addition and subtraction. The figure is adapted from [5].

The algorithm can be summarized in the following steps:

Table 3.16: Effective Addition or Effective Subtraction

| Operation | Sign(A) | Sign(B) | Effective Operation |
| :--- | :--- | :--- | :--- |
| Add | + | + | A+B |
| Add | + | - | A-B |
| Add | - | + | $-A+B$ |
| Add | - | - | $-A-B$ |
| Sub | + | + | A-B |
| Sub | + | - | A+B |
| Sub | - | + | $-A-B$ |
| Sub | - | - | $-A+B$ |

1. Subtract the input exponents, in order to compare them
2. Right-shift the significand that belongs to the smallest exponent, by the absolute exponent difference
3. Add or subtract the two operands
4. Negate the sum generated in the previous step, if it yielded a negative result
5. Keep the largest exponent as the result exponent
6. Normalize and round the result. This is more complex than in the multiplication case, as the number of leading zeros in the result is harder to predict

Please refer to [11] and [5] for more details on the algorithm.
An important implementation consideration is the concept of effective addition and effective subtraction. As we are dealing with signed operands, it is necessary to determine which operation is actually going to be performed. This is further complicated by the fact that the standard requires both input and output values to be represented as sign-magnitude instead of two's compliment notation.

Table 3.16 shows the possible combinations of operations and operand signs, and the corresponding effective operation. The determination of the effective operation can be performed according to Fig 3.13 . These figures show that a negation of at least one operand is required, in order to perform all possible combinations of operations. This introduces a problem - namely the concept of negative numbers - which was not present in the floating-point multiplication operation.

One possible way of dealing with effective subtraction is to sort the operands, and always subtract the smaller operand from the larger one. This will always yield a positive result, and the sign can be kept track of in the control unit. One problem with this approach is that the magnitude of the significands will be affected by the exponents, due to the pre-adjustment mentioned previously. This means that the comparison of the significands must be delayed until this adjustment has been performed, thus prolonging the execution time of the entire operation.


Figure 3.13: Determination of the Effective Operation

Another approach is to negate one of more of the operands, by converting it into a negative number in two's compliment notation. The addition or subtraction can then be performed directly, yielding a result in two's compliment notation. The result must then be converted back into sign-magnitude representation, if it is to conform with the IEEE-754 representation format.

From Fig 3.13 it it clear that all possible combinations can be performed by negating at most one operand. For instance, $-A-B$ can be performed by negating A , then subtracting $B$ from the result. As the significand operations are dependent on the exponent operations, there are several free time slots available for negating one of the operands, without using more cycles in total. Hence, this approach will be chosen: significand $F_{A}$ will be negated if necessary, while the eventual negation of $F_{B}$ will be handled by the subtraction operation in the significand ALU.

### 3.4.2 Organization

Figure 3.14 shows the proposed architecture for the two operations. It is very similar to the proposed architecture for performing floating-point multiplication that was given in Fig 3.9, page 25. Notable differences are the absence of the external multiplier interface, as well as the newly introduced connections between the two ALU result registers and the ALUs themselves. The new data connections need some explanation: as the algorithm requires one of the significands to be shifted by the absolute difference between the input exponents, the exponent subtraction result must be relayed to the significand ALU in order to use it as a shift amount. In a similar fashion, the output of the significand ALU's count leading zeros operation must be available to the exponent ALU, in order to perform a generic normalization. See ch 3.8 and Ch 2.2 for details on this.

All of the storage elements are identical to the ones introduced in the previous section. The ALUs, however, are slightly more complicated. Unlike the multiplication case, the ALUs now need to incorporate generic shift operations. This is required for both adjustment of input as well as normalization of the result. In order to


Figure 3.14: Floating-point Addition/Subtraction - Architecture
function correctly, the right-shift used to adjust one of the significands must be an arithmetic shift, due to the fact that we may negate the significand before it is shifted.

Another new feature of the ALUs is the negation operation. This operation performs a two's compliment negation (inverting all the bits and adding one) on one of the operands. The operation is used both to find the absolute value of the difference between the input exponents, as well as negating certain operands in the case of signed addition or subtraction. This was elaborated in the previous section. Negating a number is functionally similar to a subtraction, which is performed by adding a negated operand. To save hardware resources, the negation operation can only be performed on ALU operand B. This allows sharing of resources between
the subtraction and the negation operation.

### 3.4.3 Scheduling and Control

## Dataflow

The abstract flowchart given in $\operatorname{Fig} 3.12$ can be fitted to the given architecture, the result is shown in Fig 3.15 . Only the arithmetic stage of the operation is presented, pre-processing and post-processing is discussed separately. Note how


Figure 3.15: Floating-point Addition/Subtraction Algorithm - Fitted to the Proposed Architecture
the comparison of the two exponents is performed as a subtraction, followed by a sign test. The swapping of operands is omitted, by splitting the control flow into
two separate paths, this is more flexible than moving data around in a registerconstrained environment.

Based on the architecture-fitted representation of the algorithm, we can derive the dataflow graph for the operation. To keep the DFGs unconditional, two versions are given in Fig 3.16 one shows the case where $E_{A} \geq E_{B}$, the other shows the case where $E_{A}<E_{B}$.


Figure 3.16: Floating-Point Addition/Subtraction - Unconditional DFGs

## Functional Unit Binding

The functional unit binding is fairly simple: operations on the significand will be performed in the significand ALU, while operations on the exponent will be performed by the exponent ALU. Up to three negation operations are required during the execution: one negation of $F_{A}$, one negation of $E_{A}-E_{B}$ and finally the negation of $F_{A} \pm F_{B}$. These negations are conditional, and will be controlled by the control unit. In order to keep the dataflow consistent between different control paths, empty nodes or NOPs have been inserted in the cases where no negation is needed. This might slow the operation down a cycle or two in a some cases. Thus, it is a good place to start of optimization of the architecture is required.

## Scheduling

Table 3.17 and 3.18 shows which operation is performed by which functional unit in a given cycle. Note that a few cycles are being wasted, especially cycle 2 in the case where $E_{A} \geq E_{B}$.

Table 3.17: Floating-Point Addition/Subtraction - Schedule ( $E_{A} \geq E_{B}$ )

| Cycle | Significand ALU | Exponent ALU |
| ---: | :--- | :--- |
| 1 | $\operatorname{neg}\left(F_{A}\right) ?$ | $E_{A}-E_{B}$ |
| 2 |  |  |
| 3 | $F_{B} \gg\left(E_{A}-E_{B}\right)$ |  |
| 4 | $F_{A} \pm F_{B}$ | $\left(E_{A}-E_{B}\right)+1$ |
| 5 | $n e g\left(F_{A} \pm F_{B}\right) ?$ |  |

Table 3.18: Floating-Point Addition/Subtraction - Schedule $\left(E_{A}<E_{B}\right)$

| Cycle | Significand ALU | Exponent ALU |
| ---: | :--- | :--- |
| 1 | $\operatorname{neg}\left(F_{A}\right) ?$ | $E_{A}-E_{B}$ |
| 2 |  | $\operatorname{neg}\left(E_{A}-E_{B}\right)$ |
| 3 | $F_{A} \gg\left(E_{A}-E_{B}\right)$ |  |
| 4 | $F_{A} \pm F_{B}$ | $\left(E_{A}-E_{B}\right)+1$ |
|  | $\operatorname{neg}\left(F_{A} \pm F_{B}\right) ?$ |  |

## Register Allocation

Just as for multiplication, the register allocation is quite simple. Most of the operations read two operands from the corresponding register file, and overwrites one of there registers with the new result. A notable exception is the case of results that must be transmitted to the significand pipeline from the exponent pipeline, and vice versa. Due to the way these two pipelines are interconnected, the result must be written to the corresponding result register, in order for it to be accessible from the other pipeline. See Fig 3.14 for an illustration of this interconnection.

As the pre-adjustment of the input operands requires different updates of data, the registers transfers will be different as well. The difference is illustrated in Tab 3.19 and Tab 3.20 which show the register contents after a given cycle. diff denotes the expression $E_{A}-E_{B}$, while sum denotes the summation between the shifted and the unshifted significand.

## Control

Based on the scheduling of the operation, along with the register allocation, the control path of the addition and subtraction operations can be implemented ac-

Table 3.19: Floating-Point Add/Sub - Internal Register Values $\left(E_{A} \geq E_{B}\right)$

| Cycle | sig.R0 | sig.R1 | sig. <br> result | exp.R0 | exp.R1 | exp. <br> result |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $F_{A}$ | $F_{B}$ | 0 | $E_{A}$ | $E_{B}$ | 0 |
| 1 | $\pm F_{A}$ | - | - | - | diff | 0 |
| 2 | - | - | - | - | - | diff |
| 3 | - | $F_{B} \gg$ diff | - | - | - | - |
| 4 | $\pm F_{A} \pm\left(F_{B} \gg\right.$ diff $)$ | - | - | - | - | - |
| 5 | - | - | $\pm$ sum | - | - | $E_{A}$ |

Table 3.20: Floating-Point Add/Sub - Internal Register Values $\left(E_{A}<E_{B}\right)$

| Cycle | sig.R0 | sig.R1 | sig. <br> result | exp.R0 | exp.R1 | exp. <br> result |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $F_{A}$ | $F_{B}$ | 0 | $E_{A}$ | $E_{B}$ | 0 |
| 1 | $\pm F_{A}$ | - | - | diff | - | 0 |
| 2 | - | - | - | - | - | diff |
| 3 | $F_{A} \gg \operatorname{diff}$ | - | - | - | - | - |
| 4 | $\left( \pm\left(F_{A} \gg \operatorname{diff}\right) \pm F_{B}\right.$ | - | - | - | - | - |
| 5 | - | - | $\pm$ sum | - | - | $E_{B}$ |

cording to Fig 3.17. The state chart includes two conditional transitions, the first is governed the sign bit of the exponent difference, the latter is determined by the sign of the effective addition or subtraction. As mentioned, some combinations of operation and input signs will require $F_{A}$ to be negated, into a two's compliment representation. This is determined by the sign of the inputs, and the actual opcode. Thus, this operation will not require a separate state, but rather be performed in EXP_SUB.

The conversion of a negative addition or subtraction, however, requires a branch in the state machine, as the actual operation is determined by the sign bit in the previous state, which is not preserved across clock boundaries. This is the motivation behind the states SUM_NEG and SUM_POS. In these two states, the control unit will set the sign of the final result, which is stored inside of the control unit itself.

Table 3.21 lists all the relevant control signals that are present in the floating-point addition/subtraction architecture.

Table 3.22 lists all states included in the arithmetic stage of the floating-point addition or subtraction. Again, only control signal values that differ from their default value are specified.


Figure 3.17: Floating-Point Addition/Subtraction Control Flow/State Chart

### 3.4.4 Exceptions

Like the other operations, addition and subtraction may lead to several exceptional cases. These are highlighted in tab 3.23 .

Table 3.21: Floating-Point Add/Sub - Control Signals
Signal Bit Width Default Description

| srfWriteSelectR0 | 1 | 0 | Muxes between new input and the sig- <br> nificand ALU result |
| :--- | :--- | ---: | :--- |
| srfWriteSelectR1 | 1 | 0 | Muxes between new input and the sig- <br> nificand ALU result |
| srfWriteEnableR0 | 1 | 0 | Update significand register R0? |
| srfWriteEnableR1 <br> srfReadSelectA | 1 | 0 | Update significand register R1? |
| srfReadSelectB | 4 | 0000 | Chooses which value to output on sig- <br> nificand register file read port A |
| sigAluRegOrExpResult | 1 | 0001 | Chooses which value to output on srf <br> read port B |
| sigAluOp |  |  |  |
| srrWriteEnable | 1 | 0000 | Forward SRF read port B, or the ERR <br> value to the significand ALU? |
| erfWrificand ALU OpCode |  |  |  |

Table 3.22: Floating-Point Add/Sub - State Specification


Table 3.23: Floating-Point Addition/Subtraction - Exceptions

| Exception | Cause | "Init-Time"? |
| :---: | :---: | :---: |
| Invalid operation | $+\infty+-\infty,-\infty++\infty$, | Yes |
| Inexact | $+\infty-+\infty$ or $-\infty--\infty$ Fraction before rounding differs from fraction after rounding | No |
| Overflow | Result too large to be represented | No |
| Underflow | Result too small to be represented | No |

### 3.5 Floating-Point Division

The division operation is, along with the square root operation, slightly different from the other operations. The main reason for this is that is relies on a sequential, bit-serial algorithm to produce the final result. This will have some impacts on the organization of the design.

### 3.5.1 Algorithm and Design Considerations

The basic algorithm behind floating-point division is fairly simple:

1. The inputs are read into their respective registers
2. bias is added to $E_{A}$
3. $E_{B}$ is subtracted from $E_{A}+$ bias, in order to produce the final exponent
4. The signifcand division is performed by a suitable algorithm
5. The result is normalized and rounded

The challenge is to perform the significand division itself, the treatment of the exponent is trivial.

A variety of division algorithms were discussed in the preliminary project 5. The project concluded that a sequential, bit-serial algorithm is most suited for this design. Such an approach will result in a low hardware-cost, at the expense of execution speed. Two such algorithms were presented, namely the restoring division algorithm and the non-restoring division algorithm [11].

Both of these algorithms generate $n$ bits of precision in $n$ iterations. The former is very straight-forward, and generated a usable answer immediately. However, the algorithm has some conditional execution issues, which may cause it to consume two cycles per iteration This issue can be solved by implementing the non-restoring division scheme instead, however the answer produced must be corrected and a few special cases must be dealt with. See [5] for details.

To avoid the disadvantages of these two algorithms, a compromise is proposed: the division is performed according to the restoring division scheme. However, the partial remainder is NOT updated when a trial-subtraction results in a negative value, thus eliminating the need for a separate correction step. It is important to note that the left-shifting of the partial remainder still must take place, in order to produce the correct result. This suggests that the left-shift of the partial remainder must be performed inside the register itself, not as a part of the datapath between the registers output and input.

This approach has two potential pitfalls: First, it introduces a slightly more complicated control unit. However, the control unit of this design is already quite complex, so the difference should be negligible. Secondly, the area usage of a register that allows in-place left-shifting may be larger than a corresponding left-shift performed by suitable wiring between the register and the ALU.

To conclude, this hybrid approach gives a execution time lower than the nonrestoring division, as well as being easier to implement and debug. The potential pitfall is that the area consumption may be higher. If this is indeed the case, a non-restoring implementation is to be preferred, as concluded in (5).

In general, a sequential division algorithm requires three storage elements: the temporary remainder, the divisor and the partial quotient. This corresponds well with the existing architecture, as the current design indeed features two input registers and a result register. A typical division architecture is given in 13, upon which the solution in the preceding report was based.

As mentioned, this operation introduces the need for shift registers in the design. Since the algorithm itself requires that the numerator is left-shifted relative to the denominator, we must be able to left-shift this value. This could be performed by utilizing the existing shift-capabilities of the significand ALU, however this will result in a structural hazard, forcing the execution time to be twice as long; the ALU is already assigned a subtraction operation per iteration. Thus, this must be solved by adding shift capabilities to one of the registers in the significand register file, namely $R 0$.

A similar problem arises when we look at the way the answer is generated. A new result bit is determined each clock cycle, namely the digit to the right of the one generated in the previous cycle. Again, this suggests adding shift-register capabilities to the significand result register, which allows a new result bit to be shifted into its LSB.

The final issue with the implementation is the normalization and rounding of the significand. The former operation is rather simple to perform by utilizing the shift-capabilities of the result register, however the rounding operation requires the result to pass through the ALU (see Ch 3.9 for details on this). Thus, it is necessary to introduce a feedback from the significand result register output, back to the significand ALU input.

### 3.5.2 Organization

The resulting architecture for performing floating-point division is shown in fig 3.18, The organization is mostly similar to the one presented in the previous sections, with a few notable exceptions: most important is the introduction of a bus from the significand result register, back to one of the inputs of the significand ALU. As mentioned, this is done to accommodate rounding and normalization in accordance


Figure 3.18: Floating-Point Division Architecture
with the other operations.
Note the introduction of shift capabilities of both the significand result register and significand register R0. These will perform necessary updates of the various operands, during the execution of the sequential algorithm. Thus, this functionality can also be utilized for other algorithms with functional similarities, such as square root extraction.

Similar to the multiplication operation, there is no exchange of data between the significand pipeline and the exponent pipeline. The only communication between them is through the shared control unit.


Figure 3.19: Floating-Point Division DFG

### 3.5.3 Scheduling and Control

## Dataflow

The dataflow of the floating-point division operation is relatively simple. The exponent treatment is more or less identical to the one for multiplication, except that the input exponents are subtracted instead of added together. This also introduces a slight change in the biasing of the result.

As the significand calculation consists of iterating a certain operation many times, this is fairly simple to control as well.

Figure 3.19 shows the top-level DFG of the division operation. Again, pre-processing and post-processing are dealt with in a separate section.

## Functional Unit Binding

The majority of this algorithm is based on an iterative approach, hence the functional unit binding is relatively simple. The treatment of the exponent is very similar to the multiplication case, while the significand is centered around the significand ALU and the attached registers.

## Scheduling

Table 3.24 shows the scheduling of the operations. Note how most of the steps are spent dealing with the significand division. The left-shift of the numerator is performed inside its register, hence it is not included in this table of functional unit operations.

| Table 3.24: Floating-Point |  |  |
| ---: | :--- | :--- | Division - Schedule

## Register Allocation

Just like the functional unit binding, the register allocation is simple and fairly regular. Table 3.25 shows the details.

Table 3.25: Floating-Point Division - Internal Register Values

| Cycle | sig.R0 | sig.R1 | sig.result | exp.R0 | exp.R1 | exp.result |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | Tmp.Rem. | Denom. | Tmp.Quotient | $E_{A}$ | $E_{B}$ | 0 |
| 1 | Tmp.Rem. | Denom. | Tmp.Quotient | $E_{A}+$ bias | $E_{B}$ | 0 |
| 2 | Tmp.Rem. | Denom. | Tmp.Quotient | $\left(E_{A}+\right.$ bias $)-E_{B}$ | $E_{B}$ | 0 |
| $3 \rightarrow 26$ | Tmp.Rem. | Denom. | Tmp.Quotient | $\left(E_{A}+\right.$ bias $)-E_{B}$ | $E_{B}$ | 0 |

## Control

The control path of the division operation is the simplest yet: the first two steps will require some operations on the exponents, but most of the control steps will only issue subtraction operations to the significand ALU, and determine the update of the temporary remainder based on the corresponding sign flag. The control flow will be governed by an iteration counter, causing the normalization stage to be invoked after the correct number of iterations. Note that the division algorithm requires a slightly different approach to normalization, as the result bits are located all the way to the right in the register, unlike the previous operations. More details on this can be found in $\mathrm{Ch}, 3.8$

Table 3.26 lists all control signals that are relevant to this operation. Again, this is fairly similar to the preceding operations, however the inclusion of shift capabilities in some registers have caused some new control signals to be added.

Figure 3.20 shows the state chart that will control the division operation.

### 3.5.4 Relevant Exceptions

Table 3.28 lists the relevant exceptions for the floating-point division operation.

Table 3.26: Floating-Point Division - Control Signals
\(\left.$$
\begin{array}{lrrl}\text { Signal } & \text { Bit Width } & \text { Default } & \text { Description } \\
\hline \hline \text { srfWriteSelectR0 } & 1 & 0 & \begin{array}{l}\text { Muxes between new input and the sig- } \\
\text { nificand ALU result }\end{array} \\
\text { srfWriteSelectR1 } & 1 & 0 & \begin{array}{l}\text { Muxes between new input and the sig- } \\
\text { nificand ALU result }\end{array} \\
\text { srfWriteEnableR0 } & 1 & 0 & \begin{array}{l}\text { Update significand register R0? }\end{array}
$$ <br>
\begin{array}{l}srfWriteEnableR1 <br>

srfShiftEnableR0\end{array} \& 1 \& 0 \& Update significand register R1?\end{array}\right]\)| Shift significand register one digit to the |
| :--- |
| srfReadSelectA |



Figure 3.20: Floating-Point Division Control Flow/State Chart

Table 3.27: Floating-Point Division - State Specification
Signal Value
State: ADD BIAS
erfReadSelectB ERF_REG_BIAS
$\operatorname{expAluOp} \quad$ ADD
erfWriteEnableR0 1
srfShiftEnableR0 1
sigAluOp SUB
srfWriteEnableR0 1
srrShiftEnable 1
State: SUB_EXP
$\operatorname{expAluOp} \quad-\quad$ SUB
erfWriteEnableR0 1
srfShiftEnableR0 1
sigAluOp SUB
srfWriteEnableR0 1
srrShiftEnable 1
State: DIV ITER
srfShiftEnableR0 - 1
sigAluOp SUB
srfWriteEnableR0 1
srrShiftEnable 1

Table 3.28: Floating-Point Division - Exceptions

| Exception | Cause | "Init-Time"? |
| :--- | :--- | :--- |
| Invalid operation | $\pm \infty / \pm \infty$ | Yes |
| Invalid operation | $\pm 0 / \pm 0$ | Yes |
| Division by Zero | Any value other than $\pm \infty$ <br> divided by $\pm 0$ | Yes |
| Inexact | Fraction before rounding <br> differs from fraction after | No |
| Overflow | rounding <br> Result too large to be rep- | No |
| Underflow | Resented <br> Result too small to be rep- <br> resented | No |

### 3.6 Square Root

Due to insufficient time, the square root operation has not been implemented into this design. Hence, this chapter will not be able to provide a detailed overview of the implementation and specification of floating-point square root. However, some pointers and ideas on how to include this functionality into the existing architecture will be presented.

### 3.6.1 Algorithm and Design Considerations

This section assumes that the reader is familiar with digital square root extraction. For more information on this topic, please refer to [5] and [11]. As concluded in the preliminary report, the square root operation features an exponent treatment that is somewhat similar to the addition/subtraction case, as well as a significand calculation that resembles the one found in the division operation.

Mathematically speaking, the exponent calculation involves dividing the input exponent by two. In a digital system this can be achieved by right-shifting the input exponent. This is only valid in the case where the input exponent is an even number, thus it might be necessary to adjust the exponent/significand pair prior to this operation; by right-shifting the significand by one digit while incrementing the exponent, the input is in the proper format.

The significand calculation is more complicated. According to [11, digital division can be regarded as division with a variable denominator. Thus, the challenge is to perform the necessary operations on the expression that will act as the denominator.

If we assume a restoring division scheme, the expression to subtract from the partial remainder simply consists of the partial quotient, with the digits 01 appended at the right end. In addition to this, the concatenation of quotient and 01 must be properly shifted according to the temporary remainder. This does not fit well with the way the quotient is currently being generated (see Ch 3.5 for details on this), as the quotient-constant pair will require a variable left-shift before they are subtracted from the temporary remainder.

A possible solution, that will introduce very little hardware resources, is to feed the temporary quotient back from the significand result register, feed it through the significand ALU, and perform a shift-operation. Then, the shifted expression is written to significand register R1. In the next cycle, the temporary remainder which is assumed to reside in significand register R0 - is forwarded to the ALU, and the previously generated expression is subtracted from it. Then, the updated temporary quotient is fed back, 01 is appended and the expression is left-shifted. The sequence of operations is iterated, generating a quotient bit every other cycle.

Figure 3.21 illustrates the data flow during the significand square root extraction. Alternating cycles is spent updating the subtrahend by appending and shifting


Figure 3.21: Floating-Point Square Root Extraction: Proposed Architecture (Abstract)
the temporary quotient (even cycles), and reducing the temporary remainder by subtraction (odd cycles). As for division, a negative subtraction result yields a 0 in the quotient, while a positive subtraction result yields a 1 in the quotient.

To summarize, this approach allows the current architecture to be left almost unmodified, while still being able to perform the square root extraction. The disadvantage of the method is that is consumes twice the amount of clock cycles, compared to a more specialized architecture. If square root performance is important, there are a few alternatives: one is to add generic shift logic into the datapath, between the temporary quotient and the significand ALU. This will most likely increase the critical path, as well as increase the hardware consumption of the entire design. Another possibility is to create a more specialized architecture, a good starting point is the design presented in [14].

### 3.6.2 Relevant Exceptions

Table 3.29 lists exceptions that are relevant to the floating-point square root operation.

Table 3.29: Floating-Point Square Root - Exceptions

| Exception | Cause | "Init-Time"? |
| ---: | :--- | :--- |
| Invalid operation | Input is less than -0 | Yes |
| Inexact | Fraction before rounding differs from <br> fraction after rounding | No |

### 3.7 Conversion Operations

A floating-point unit in an embedded system context would be pretty much useless without the means to convert between integer and floating-point formats; after all most data acquisition is performed as integer values read from an ADC, coefficients may arrive in the form of fixed-point numbers and so on. Hence, it is crucial to be able to convert these numbers to a floating-point representation before the relevant calculations are performed, and back again afterwards.

As stated in [5], the standard requires the implementation to be able to convert between all supported integer formats, and all supported floating-point formats. This project only aims to implement single-precision numbers, however the list of supported integer formats is harder to define. In general, a microcontroller has a narrow data width, but is able to operate on larger operands by splitting calculations into multiple passes. Thus, a microcontroller that is programmed using C may easily support integers of widths such as 64 and 128 bits.

However, as the size of both input and output ports of the floating-point unit is specified as 32 bits, we will focus on integers of 32 bit word size. This is enough to convert the output of most data converters, which typically produce a result of 10 to 14 bits [2]. Any integer smaller than 32 bit can be sign extended in order to make it conform to the format expected by the FPU. Thus, any microcontroller with a native data with less than or equal to 32 will be compatible with this choice.

The conversion operations will be discussed in a single section of this report. The motivation behind this is as follows: the operations share many common aspects (in fact they can be viewed as inverse operations), and they can be performed by the same functional units. In addition, no additional architectural features is required, in addition to those already presented. Thus, only control logic needs to be added in order to support the various conversion operations.

### 3.7.1 Overview

## Floating-Point to Integer

Converting a floating-point number into an integer involves several obstacles. First, the value of the number must be rounded to an integer-valued number. Next, the range of the number must be taken into consideration: floating-point numbers may have a numeric value that is far greater than what can be represented by the use of an integer representation, even though their word lengths are equal.

To further complicate things, several floating-point values have no logical representation as integers, namely the infinity and $N a N$ representations. These cases should trigger the invalid operation exception. The sign of 0 will be ignored when converting to integer.

To summarize, there are three cases:

1. Convertible values
2. Non-convertible values, due to range
3. Non-convertible values, due to special representation values

Let's discuss the general case first: If we interpret the a floating-point value as the $n$ bit significand sequence $2^{0}+2^{-1}+2^{-2}+\ldots+2^{-n} \times 2^{E}$ where $E$ is the true, unbiased exponent, the actual value of the significand is $2^{N-0}+2^{N-1}+2^{N-2}+\ldots+2^{N-n}$. The purpose of the conversion is to remove any digits that correspond to a weight of less than 0 , in other words chop off any digits where $N-i$ is less than zero ( $i$ denotes the position of a given digit in the sequence).

Assuming normalized fractions, we know that the weight of the first digit is always $2^{0}=1$. By placing the input significand to the left in a general-purpose register, we can remove bits with weights less than $2^{0}$ by right-shifting the operand. The number of shifts depends on the true exponent of the input, as well as the size of the result register. The important thing is to shift the digit with a weight of $2^{0}$ down in the LSB of the result register.

If the true exponent is too large, it is impossible to convert the value to an integer. This would cause the result to be too wide for the result register, rendering the operation impossible. This corresponds to case 2 in the list above, and should trigger an exception.

A problem with the method described above is that it does not support rounding. By simply chopping off bits, we effectively truncate the value, causing the floatingpoint number 1.9 to be converted to 1 , even when the round towards $+\infty$ mode is active. This can be solved in the following way:

1. Find the true exponent by un-biasing the input exponent
2. Calculate the true position of the radix point
3. Left-shift the fraction, so that the digits with weights $2^{-1}$ and $2^{-2}$ is located in the guard and round locations in the register
4. Perform normal rounding, according to the current rounding-mode. See $\mathrm{Ch}, 2.3$ and $\mathrm{Ch} \sqrt{3.9}$ for details on this
5. After rounding, right-shift the operand, in order to move the LSB of the integer part into the LSB of the result register

The difference from the first approach is that we split the right-shift into two parts, allowing the already present rounding logic to be utilized.

This might seem a bit confusing, so an example is appropriate: Assume a 8 -bit register configuration, with the guard and round located in the two lowest bits. Assume the number $10.75_{\text {ten }}=1010.11_{t w o}$ is represented as $1.0101100_{t w o} \times 2_{t e n}^{3}$. This exponent is unbiased, so we can skip the first step of the algorithm.

The next step is to calculate the true position of the radix point, which can be calculated as
(radix point position) - (true exponent)

In this case, the expression yields $7-3=4$. Thus, the actual value is $1010.1100_{\text {two }}$.
The next part is to right-shift the number, in order to place the proper bits in the guard and round positions. This corresponds to moving the true radix point to position two, as the $g$ and $r$ bits are assumed to be located in bit 1 and 0 before the rounding takes place. Hence, the shift amount is

$$
(\text { true } R P P)-(R P P \text { assumed before rounding })=4_{\text {ten }}-2_{\text {ten }}=2_{\text {ten }}
$$

where $R P P$ denotes the radix point position Thus, the register content before rounding is $001010.11_{\text {two }}$. This corresponds to a fractional part of $.75_{\text {ten }}$, which will cause the integer part to be rounded to $1011_{\text {two }}$ in the default rounding mode.

Finally, the properly rounded integer answer can be generated, by right-shifting the rounded value all the way to the right in the register, in this case two digits. The final answer is $00001011_{t w o}=11_{\text {ten }}$.

It should be noted that since the size of the fraction is restricted to 24 bits, the lower 8 bits of the input value will always be zero. This allows the rounding part to be skipped, in cases where the guard and round bits would be zero anyway.

The problem with too large floating-point values can be detected in the following manner: If the true exponent is larger than 31 , the fraction would have to be leftshifted in order to represent the true radix point. This is not possible, and implies that any true exponent value larger than 31 should trigger an exception.

Luckily, the final case can be detected already at the input-stage. Special representation values can be detected in the first cycle of the operation, and the appropriate exception can be triggered without invoking the arithmetic core of this operation. This is a pure control-unit problem, which will be dealt with along with the other exception handling.

## Integer to Floating-Point

Converting an integer into a floating-point number is easier than the opposite. A 32 bit integer can not overflow a single-precision floating-point value, and no cases such as infinity or $N a N$ can arise. It should be noted that due to the limited size of the significand, integer values which exceeds 24 bits can not be represented accurately, and the conversion will result in a loss of precision.

This operation takes a 32 bit integer number, either signed or unsigned, and converts it to a floating-point number. For example, $i 2 f p\left(64_{\text {ten }}\right)$ will yield $64.0_{\text {ten }}=$ $1.0_{t w o} \times 2_{\text {ten }}^{6}$.

It is necessary to distinguish between signed and unsigned operands. The former will be assumed to have a two's compliment representation. As the floating-point result generated by the operation will have a separate sign-bit, the first step of the algorithm is to convert any signed integers to sign-magnitude. The next step is to find the weight of the most significand bit of the operand. For instance, the integer value $1010_{t w o}$ will have a MSB-weight of $2_{\text {ten }}^{3}=8_{\text {ten }}$. The goal is to reduce this weight to one, by multiplying it with a suitable exponent and adjust the value accordingly. For example, the integer value $1010_{\text {two }}=10_{\text {ten }}$ can be represented as $1.010_{\text {two }} \times 2_{\text {ten }}^{3}$. Note how the latter representation corresponds with the representation of floating-point values.

To summarize, a given integer can be converted to a floating-point value by extracting the 24 most significant bits of the integer, and calculating the corresponding exponent. This exponent value was derived as (integer word length) (number of leadingzeros in operand) $+($ bias -1 ) in 5. A more accurate way of describing this relation is (radix point position)-(number of leading zeroes in operand) + bias.

In the example above, the correct exponent would be $31-28+127=130$, which corresponds to an exponent value of 3 . The resulting significand would be 1.00000000000000000000000 , leading one included.

Thus, the final algorithm is:

1. Convert signed operand to sign-magnitude
2. Count leading zeros of the operand
3. Calculate the corresponding exponent according to the expression above
4. Extract the 24 most significant bits of the input operand, and place them in the significand

## Floating-Point to an Integer-Valued Floating-Point Value

This operation is quite similar to the floating-point to integer operation, with one notable exception: instead of right-shifting the rounded intermediate value, it will be left-shifted back to yield a normalized fraction.

### 3.7.2 Organization

As mentioned previously, no additional hardware is required for these operations. Thus, the suggested organization is identical to the one presented in the previous
section (see fig 3.14 for details).
Important architectural features are:

- The ability to count leading zeros in a significand
- The ability to perform generic left- and right-shifts of a significand
- The ability to increase and decrease the exponent, according to values generated by the significand ALU

All of these operations were covered in the previous sections, as the conversion operations share characteristics with the input-adjustment and normalization operation performed during addition and subtraction.

### 3.7.3 Control

As the conversion operations introduce no extra functional units, they don't require any additional control signals either. Thus, the control signal specification given in the preceding chapters cover the conversion operations as well.

## Floating-Point to Integer

In this implementation - due to a lack of time - only the truncate rounding mode was implemented. Hence, the right-shift of the input significand is performed in one step, instead of two.

The resulting operations are:

1. Read the input values into the proper registers
2. Calculate the true exponent by subtracting bias, left-align the input significand
3. Calculate the necessary shift-amount, by subtracting the true exponent from the true radix point position (31)
4. Negate the shifted significand if the input sign is high

This behavior can be created with the state sequence illustrated in fig. 3.22. The states are specified in tab 3.30 .

Table 3.30: Integer $\leftrightarrow$ Floating-Point Conversion - State Specification Integer to Floating-Point

Floating-Point to Signed Integer

| Signal | Value | Signal | Value |
| :--- | ---: | :--- | ---: |
| TEST_SIGN |  | UNBIAS |  |
| sigAluOp | MOVA | erfReadSelectB | 110 |
| NEGATE |  | expAluOp | SUB |
| srfReadSelectB | 0000 | erfWriteEnableR0 | 1 |
| sigAluOp | NEGB | srfReadSelectB | 0100 |
| srfWriteEnableR0 | 1 | sigAluOp | SHLL |
| CLZ |  | srfWriteEnableR0 | 1 |
| sigAluOp | CLZ | CALC_ADJ |  |
| srfWriteEnableR1 | 1 | erfReadSelectA | 100 |
| srrWriteEnable | 1 | erfReadSelectB | 001 |
| ADJ1 |  | expAluOp | SUB |
| erfReadSelectA | 101 | errWriteEnable | 1 |
| expAluRegOrSigResult | 1 | PREROUND_RSH |  |
| expAluOp | SUB | sigAluRegOrExpResult | 1 |
| erfWriteEnableR0 | 1 | sigAluOp | SHRL |
| sigAluOp | SHLL | srfWriteEnableR0 | 1 |
| srfWriteEnableR0 | 1 | NEGATE |  |
| ADJ2 |  | srfReadSelectA | 0000 |
| expAluOp | MOVA | srfReadSelectB | 0000 |
| erfWriteEnableR0 | 1 | sigAluOp | MOVA/NEGB |
| srfReadSelectB | 0011 | srrWriteEnable | 1 |
| sigAluOp | SHRL |  |  |
| srfWriteEnableR0 | 1 |  |  |

## Integer to Floating-Point

The control steps can be shared among both signed and unsigned integer conversions. The only difference is that signed integers must be negated if their numerical value is negative. This step is unnecessary if we assume the integer to be unsigned, thus this operation can skip directly to the conversion itself.

The sign-test can be performed by moving the input integer through the significand ALU, and test the negative status flag.

## Floating-Point to Integer-Valued Floating-Point

This operations has not been implemented, again due to insufficient time. However, it shares many characteristics with the floating-point to integer conversion. Thus, it can be added to the design with only a small increase in hardware consumption.

### 3.7.4 Exceptions

## Floating-Point to Integer

The relevant exceptions for conversions between floating-point values and integers are listed in Tab 3.31.

| Table 3.31: Floating-Point to Integer Conversion - Exceptions |  |  |
| :--- | :--- | :--- |
| Exception | Cause | "Init-Time"? |
| Invalid operation | Attempting to convert <br> any special representation <br> value to integer | Yes |
| Inexact | Fraction before rounding <br> differs from fraction after | No |
| Overflow | rounding <br> Input too large to repre- <br> sent as integer | No |

### 3.7.5 Integer to Floating-Point

The exceptional cases that may arise when converting an integer to a floating-point number is summarized in Tab 3.32.

Table 3.32: Integer to Floating-Point Conversion - Exceptions

| Exception | Cause | "Init-Time"? |
| :--- | :--- | :--- |
| Inexact | Loss of precision due to fi- <br> nite significand size (input <br> integer larger than 24 bits) |  |
|  |  | No |
|  |  |  |



Figure 3.22: Floating-Point to Signed Integer Conversion - Control Flow/State Chart


Figure 3.23: Integer to Floating-Point Conversion - Control Flow/State Chart

### 3.8 Normalization

Normalization of a floating-point number consists of placing the leading one of the significand in a given position in the result register, and adjusting the exponent accordingly.

In general, there are two things that decide how the normalization will act:

1. The radix point position in the actual register
2. The value range of the result to be normalized

After the normalization, the most significant bit of the significand must be located in a given position. This is required, as the subsequent rounding operation assumes a specified location.

In this implementation the leading one is assumed to be located in bit 30, counting from 0 . This leaves one bit to the left of the leading one, which is required for rounding without the risk of losing information through overflow. See Ch 2.3 for more information about this. It should be noted that this emphpost-rounding normalization step is not implemented in the design.

### 3.8.1 Normalization of Multiplication

The normalization of a multiplication result is easy, as the value to be normalized is in the range $[1.0,4.0)$. As stated in Ch 3.3 the radix point position after the accumulation of the partial products is located to the right of the two most significand bits.

Hence, the register contents will be on the form $2: 30$ (integer:fraction), where the two most significand bits will be either 01,10 or 11 . To conform with the specified register content layout, as well as preserving the numerical value of the result, there are two possible normalization operations:

1. If the significand product is in the range $[1.0,2.0)$, there is no need for any normalization
2. If the significand is in the range [2.0, 4.0), the significand must be shifted one digit to the right, and the exponent increased by one

### 3.8.2 Normalization of Addition and Subtraction: Generic Normalization

The normalization of addition and subtraction results are more complex than in the previous case. The reason for this is that the result can have any number of
leading zeros, and the shift-amount required for normalization must be calculated. This can be performed in the following manner:

1. The number of leading zeros in the significand result must be counted, while the exponent value must be incremented by one
2. The required shift-amount must be calculated. With the specified register content layout, (number of leading zeros) - 1 yields the correct value
3. The significand must be left-shifted by this amount, while the exponent is decreased by the same amount

This will consume three cycles in the current architecture.

### 3.8.3 Normalization of Division

Similar to multiplication, the normalization of division can be simplified due to the constrained range of the result quotient. In this case, the result is in the range $(0.5,1.99)$. Thus, the two most significant digits of the quotient result is either 01 or 10 .

In contrast to the previous operations, the result of the significand division operation is right-aligned in the result register. The shift-amount required for normalization depends on the number of digits in the result, 26 in this implementation.

To summarize, there are two possible normalization operations:

1. If the significand product is in the range $(0.5,1.0)$, the significand result must be left-shifted by 6 digits, while the exponent is increased by one
2. If the significand product is in the range $[1.0,2.0)$, the significand result must be left-shifted by 5 digits, while the exponent is left untouched

It should be noted that this approach can be utilized in the case of floating-point square root normalization.

### 3.8.4 Normalization of Integer-to-Floating-Point

As this operations is based on shifting of the significand, the normalization is included in the normal operation. Hence, there is no need for a separate normalization step here.

### 3.9 Rounding

The mathematical theory behind the various rounding operations were described in Ch.2.3. This section will discuss how to actually implement this behavior.

### 3.9.1 Overview

The current rounding mode will be chosen by a separate input signal, which requires the rounding mode to be specified for each individual operation. An alternative approach is to keep the active rounding mode in a user-writable register, which is preserved between operations. The latter is probably preferred, as it makes each floating-point instruction more compact. This is however a minor implementation detail.

As the rounding operation takes place after the normalization, it can assume that the normalized significand is located in the same location for every operation. Thus, this stage can be shared among all the operations that require rounding of the result. Just like normalization, the input to this operation will be assumed to be located in general-purpose register R0, in the corresponding register file.

As seen in $\mathrm{Ch}, 2.3$ the operation required for rounding is either an addition by $0.5 u l p$, an addition by $u l p$ or no modification of the significand at all. Hence, the rounding can be implemented as a function in the control unit which decides the required operation. A problem with rounding is that it may overflow the input significand, thus de-normalizing the value. This is a rare case, yet it must be accounted for. Because of this, it might be necessary to perform a post-rounding normalization step. This will simply consist of shifting the significand one place to the right, and increasing the exponent by one.

To make this possible, it is necessary to have an extra bit to the left of the leading one in the significand register, to allow the value to overflow without losing any data. In addition, this allows the need for a post-rounding normalization to be determined by testing the MSB of the significand register, after rounding.

Thus, the significand register contents before rounding is assumed to be:

$$
\text { 01. } \underbrace{x x x x x x x x x x x x x x x x x x x x x x x}_{23 \text { bits }} g r \underbrace{x x x x x}_{\text {extra bits }}
$$

This format must match the output of the preceding normalization operation, see ch 3.8 for details on this. Note that the last five bits will be used for a sticky bit calculation.

### 3.9.2 Generating the Data Required for Rounding

## Guard and Round

The Guard and Round bits were defined in ch 2.3 . They are simply additional bits of precision, that can be generated in a very simple manner: as the significand register size is large enough to contain extra precision, both addition, subtraction and multiplication operations get this information for free. The bit-serial algorithms of the division and square root operations simply require two additional iterations, in order to get the required level of precision.

## The Sticky Bit

The sticky bit was also defined in Ch 2.3 however it is slightly more complicated to implement. In general, we must test any bits located to the right of the guard and round bits, that are discarded during any operation, and see if any of them are high. If so, the sticky bit is set high, and kept high for the remainder of the active operation.

There are three places where data is discarded in the suggested architecture:

1. Inside the significand ALU, each time a right-shift is performed
2. In the multiplication chain, in the shift-and-extend unit
3. During the rounding operation itself, as no bits to the right of guard and round are being considered here

Thus, some comparison logic must be appended to these three places. Luckily, the comparison itself is fairly simple: we only need to perform a logical or between the discarded bits.

The first case is the most complicated: we need to take the logical or between the $n$ lowest bits, in the case of an $n$-bit right-shift. The bits that were shifted out is or-reduced, and the resulting bit is transmitted to the control unit. This is currently not implemented in the design, due to insufficient time.

The two next cases are easier to implement: we only need to extract a fixed amount of bits from the multiplier output and the significand ALU output, respectively, and or-reduce them. Note that these sticky bit calculations are only valid in certain states, hence the update of the sticky-bit register inside the control unit must be state-dependent. Currently, only the last of these two operations is implemented in the actual design, again due to a lack of time.

### 3.9.3 How to Determine the Rounding Operation

Based on Ch. 2.3 and [11, the effective rounding operation can be determined through simple combinatorial operations. The determination of the rounding operation depends on the active rounding mode:

## Round-to-zero (truncate)

No rounding operation is required, only truncate the significand to the required word length.

## Round-to-plus-infinity

If the number is negative, it can just be truncated. This will effectively round a negative value towards $+\infty$. If the number is positive, we add $u l p$ if $g, r$ or $s$ are high, otherwise we truncate.

## Round-to-minus-infinity

Similar to the previous rounding-mode, apart from the sign. If the number is positive, we truncate it. If the number is negative, we add $u l p$ in the cases where $g, r$ or $s$ are high, otherwise we truncate.

## Round-to-nearest-even

The effective operation is determined according to tab 2.1 on page 9 . In most cases we just truncate the answer, in the remaining cases we add $0.5 u l p$ to the significand before we truncate to the required word length. Note that this rounding-mode is not implemented in this design, due to insufficient time. According to [11, the addition of $0.5 u l p$ is to be performed if the boolean expression $r \cdot\left(s^{\prime}+L S B\right)$ equals 1.

### 3.10 Exception Handling

Due to the many special cases that may arise during floating-point computation - both numerical and logic - it is important to deal with exceptions. Thankfully, most exceptional cases are easy both to detect and treat, given a thorough specification with respect to the standard.

It should be noted that the floating-point exception handling was not prioritized in this project; due to a limited amount of time, the features that contribute to
hardware consumption and clock cycle usage were prioritized. Since the exception handling mostly relies on simple tests in the control unit, the arithmetic operations was given more attention. Thus, not all exceptional cases are handled in the current implementation, yet it should require little effort to extend the design into doing so.

### 3.10.1 Summary of Exceptional Cases

Based on Ch 2.3 .6 and the preceding design chapters, this section will summarize the possible exceptional cases.

## "Init-Time" Exceptions

These exceptions only rely on the inputs to the FPU, thus they are easy to detect at the init stage. The detection and treatment of these exceptions has been implemented in the current design.

Invalid Operation Table 3.33 shows the combinations of operation and input that will trigger an invalid operation exception.

Table 3.33: Invalid Operations

| Operation | Operand A | Operand B |
| :--- | :--- | :--- |
| Mul | 0 | $\pm \infty$ |
| Mul | $\pm \infty$ | 0 |
| Add | $\pm \infty$ | $\mp \infty$ |
| Sub | $\pm \infty$ | $\pm \infty$ |
| Div | 0 | 0 |
| Div | $\pm \infty$ | $\pm \infty$ |
| Sqrt | input $<-0$ | - |
| fp2int | NaN | - |
| fp2int | $\pm \infty$ | - |

Division by Zero This exception only occurs when the user tries to divide any number other than zero, by zero.

Infinity Arithmetic Not really an exception, but the treatment of this case is very similar to exception handling. In the standard, infinity arithmetic is assumed to be precise. For instance, $+\infty+3.0=+\infty$, with no exceptions triggered. If this was processed as normal in the arithmetic stage, an overflow exception would have occurred. Thus, it is necessary to detect and treat these cases.

## "Run-Time" Exceptions

These exceptions depend on conditions that occur within the arithmetic stage of a given operation. Hence, it is necessary to include additional logic in order to detect these, as well as memory elements in order to keep track of which exceptions were triggered during the execution of the operation. The assertion of status flags, as well as generating the correct output, is then performed after the operation itself.

These operations require more careful specification and planning than the "inittime" exceptions, and have not been implemented in the current design. As mentioned, it should be easy to extend the design based on the subsequent section, as well as information in the standard itself (4].

Inexact This exception is triggered when there is a difference between the rounded and the unrounded result, indicating that there was a loss of precision due to the finite length of the representation format. This exception is triggered fairly often, and is usually ignored. The exception is easy to detect: any time the significand is modified during the rounding step, this exception shall be triggered. Thus it is unnecessary to perform any actual significand comparisons, the exception can be asserted in the corresponding states.

Overflow This exception is triggered whenever a result is produced that is too large to represent. For instance, addition of very large numbers may trigger this exception. It can be detected when a number is impossible to normalize, without overflowing the exponent. The output from an overflowing operation is a signed infinity.

Underflow Similar to the previous one, except that this occurs whenever a result is too small to represent. An important aspect here is the treatment of denormal values; if denormal values are supported (in accordance with the standard), the underflow exception is not triggered until the denormal representation range is exhausted as well. In implementations that does not deal with denormal numbers, a possible solution is to flush the result to a signed zero, and trigger the exception. It might be convenient to include a separate output flag, that signals that the result would normally end up in the denormal range.

### 3.10.2 Implementation Considerations

In general, the implementation must provide two things when it comes to exceptions:

1. Signal the Corresponding Status Flags


Figure 3.24: Output Nodes: Dealing With Output in Exceptional Cases

## 2. Generate the Correct Output

The first task is fairly easy, just forward the results generated by the exception detection logic within the control unit. The latter, however, is more complicated. There are several possible outputs from an operation:

- The result generated by the operation
- $\pm 0$
- $\pm \infty$
- $N a N$

Any of these possible output values may be produced together with one or more exception flags. The actual implementation will generate the correct output, by reading the required data from constant registers. For instance, an output of $+\infty$ can be generated by reading 11111111 from the exponent register file and 0 from the significand register file.

This will be organized by separating the different output possibilities into separate nodes in the control graph. Most operations will finish their execution in the "normal result" state, while exceptions may cause the control flow to end up in a different node, such as "output infinity". Exceptions that are detected at init-time will bypass the arithmetic stage, and go directly to the corresponding output node. The concept is illustrated in $\operatorname{Fig} 3.24$.

### 3.11 The Final Design

This section will present the final architecture, which is a combination of the different architectures presented in the previous chapters. An overview of what is included in the design will be given, along with a list of requirements that is not yet fulfilled.

### 3.11.1 Organization

The organization is pretty much the union between all the previous architectures, and included all the functionality required for performing the specified operations. Figure 3.25 shows a block diagram of the architecture.

The final architecture looks less clean than the individual ones, mainly due to the various multiplexers that are needed to route different pieces data during different operations.

### 3.11.2 Control

The control unit is implemented as a simple state machine, with a few internal registers. The state machine will encapsulate the arithmetic stage control paths that were described in the previous chapters. Figure 3.26 shows the state diagram of the final control unit. The double-lined nodes symbolize a encapsulated control path: the node corresponds to a small sub-graph. Please refer to the chapters on individual operation design for details on the encapsulated states.

The exception handling is controlled according to Ch. 3.10
Table 3.34 shows the specification of all the inter-module control signals present in the final architecture. These values are generated by the control unit, and forwarded to the respective units. Refer to Fig 3.25 for details on how these signals are interconnected.


Figure 3.25: The Final FPU Data Path

Table 3.34: Floating-Point Unit - Control Signal Specification
Signal

Width Default Description

| readFPInput | 1 | 1 | Interpret the input as floating-point or integer? |
| :---: | :---: | :---: | :---: |
| maskAndShiftOp | 2 | 00 | Determines how to slice and shift the multiplier input |
| mulEnable | 1 | 0 | Enable multiplier? |
| shiftAndExtendOp | 2 | 00 | Determines how to shift and extend the multiplier output |
| srfWriteSelectR0 | 1 | 0 | Muxes between new input and the significand ALU result |
| srfWriteSelectR1 | 1 | 0 | Muxes between new input and the significand ALU result |
| srfWriteEnableR0 | 1 | 0 | Update significand register R0? |
| srfWriteEnableR1 | 1 | 0 | Update significand register R1? |
| srfShiftEnableR0 | 1 | 0 | Shift significand register one digit to the left? |
| srfReadSelectA | 4 | 0000 | Chooses which value to output on significand register file read port A |
| srfReadSelectB | 4 | 0001 | Chooses which value to output on srf read port B |
| sigAluRegOrMul | 1 | 0 | Forward srf read port A, or the multiplier output to the ALU? |
| sigAluSrr | 1 | 0 | Forward the result of the decision on the line above, or the SRR value to the significand ALU? |
| sigAluRegOrExpResult | 1 | 0 | Forward SRF read port B, or the ERR value to the significand ALU? |
| sigAluOp | 4 | 0000 | Significand ALU OpCode |
| srrWriteEnable | 1 | 0 | Update the significand result register (SRR)? |
| srrShiftEnable | 1 | 0 | Shift the significand result register one digit to the left? |
| erfWriteSelectR0 | 1 | 0 | Muxes between new input and the exponent ALU result |
| erfWriteSelectR1 | 1 | 0 | Muxes between new input and the exponent ALU result |
| erfWriteEnableR0 | 1 | 0 | Update exponent register R0? |
| erfWriteEnableR1 | 1 | 0 | Update exponent register R1? |
| erfReadSelectA | 3 | 000 | Chooses which value to output on exponent register file read port A |
| erfReadSelectB | 3 | 001 | Chooses which value to output on exponent register file read port B |
| expAluRegOrSigResult | 1 | 0 | Forward SRF read port B, or the SRR value to the significand ALU? |
| $\operatorname{expAluOp}$ | 3 | 000 | Exponent ALU OpCode |
| errWriteEnable | 1 | 0 | Update the exponent result register (ERR)? |
| outputFPResult | 1 | 1 | Generate a floating-point result, or forward the entire significand result register as output? |
| resultReady | 1 | 0 | Flag that a result is ready, and the unit is ready for a new operation |



Figure 3.26: The Final FPU State Chart

## Chapter 4

## Simulation and Verification

This chapter will feature both functional simulations of the design, as well as some notes on how the implementation has been verified.

### 4.1 Simulation

This section will provide several functional simulations of the design. The purpose of this section is to underline some important aspects of the theory and algorithms presented in the previous chapters, as well as demonstrating that the implementation is in accordance with the specification.

### 4.1.1 Simulation of Functional Units

The functional units that are utilized in the architecture is relatively standard; arithmetic-logic units and register files are pretty much "textbook designs" [13]. Still, a few simulations are included, both to demonstrate a few quirks such as the shifting of significand register R0, and for the sake of completeness.

## Register Files

As the register files utilized in the design share many aspects, only a simulation of the significand register file is shown here ( Fig 4.1 ).

1. The input values are written to internal register R0 and R1
2. Register R0 is shifted one digit to the left


Figure 4.1: Significand Register File
3. The read select signals choose constant register zero and one, which are transmitted to the output ports

## Arithmetic-Logic Units

The arithmetic-logic units featured in the design are mostly similar to each other, the only major difference is the native word size, and the fact that some operations has been left out of the exponent ALU. Due to the similarities, only a simulation run of the significand ALU is given here (Fig 4.2).


Figure 4.2: Significand ALU

1. Addition
2. Subtraction
3. Right-shifts: arithmetic and logic
4. Left-shift
5. Count-leading zeros

### 4.1.2 Simulation of Individual Operations

This section will show several simulations of individual operations. The purpose of this is to illustrate the manner of operation for the included instructions, as well as demonstrate that the design is indeed implemented according to the given algorithms. Hence, this chapter should be studied along with the design considerations presented in $\mathrm{Ch} \sqrt{3}$

To maintain readability, the simulation runs are split into several different figures. In general, the exponent and significand calculations will be shown separately, as they are mostly independent from each other.

## Floating-Point Multiplication

Exponent Calculation Figure 4.3 shows how the input exponents are added, and the summation result properly biased.

1. The new exponents are read from the input port, and placed in the exponent register file
2. The exponents are added together, and the addition result is placed in exponent register R0
3. bias is subtracted from the exponent sum, in order to obtain the correct exponent. The result is again stored in exponent register R0

Partial Product Calculation Figure 4.4 shows how the input significands are sliced, multiplied and shifted in order to create a single, partial product.

1. The input fractions are sliced and extended, according to maskAndShiftOp
2. The sliced input is fed to the multiplier, which emits a partial product two cycles later
3. The partial product is shifted and zero-padded, according to shiftAndExten$d O p$


Figure 4.3: Floating-Point Multiplication: Exponent Calculation

Partial Product Accumulation The accumulation of in total four partial products is illustrated in fig.4.5.

1. ALU input A is fed data from the multiplier chain
2. The first partial product is moved through the ALU, the three last partial products are accumulated
3. The ALU results are stored in significand register R0


Figure 4.4: Floating-Point Multiplication: Partial Product Calculation


Figure 4.5: Floating-Point Multiplication: Partial Product Accumulation

Floating-Point Addition and Subtraction: $E_{A} \geq E_{B}$, effective addition

Exponent Calculation Figure 4.6 shows how the exponents are compared, and the exponent difference is relayed to the significand pipeline. In this case $E_{A}$ is larger than $E_{B}$, and $E_{A}$ is kept as the result exponent.


Figure 4.6: Floating-Point Addition: Exponent Calculation

1. The input exponents are read into the exponent register file
2. $E_{B}$ is subtracted from $E_{A}$, the difference is stored in exponent register R1
3. The exponent difference is moved to the exponent result register, thus made available to the significand ALU

Significand Calculation Figure 4.7 illustrates how the input is read into the corresponding registers, and how $F_{B}$ is adjusted in order to prepare the signifi-
cands for the subsequent addition. The values are then added and prepared for normalization.


Figure 4.7: Floating-Point Addition: Significand Calculation

1. The input significands are read into the significand register file
2. Input value B has the smallest exponent, thus it is right-shifted by the absolute exponent difference
3. The adjusted significand is written back into its corresponding register
4. The adjusted significands are added, the result is stored in significand register R0
5. As the addition yielded a positive result, no negation operation is required here

Floating-Point Addition and Subtraction: $E_{A}<E_{B}$, effective subtraction

Exponent Calculation In this case, $E_{B}$ is larger than $E_{A}$. This requires the exponent comparison to include a negation. Again, the absolute difference between the input exponents is transmitted to the significand ALU. (Fig.4.8)


Figure 4.8: Floating-Point Subtraction: Exponent Calculation

1. The input exponents are read into the exponent register file
2. $E_{B}$ is subtracted from $E_{A}$, the difference is stored in exponent register R0
3. As the previous subtraction yielded a negative result, the contents of exponent register R0 is negated
4. The absolute difference between the exponents are stored in the exponent result register, thus made available to the significand ALU

5 . The final exponent value is moved to exponent register R 0 , in order to be ready for the subsequent normalization operation

Significand Calculation In Fig 4.9, the effective operation is subtraction. In addition, the sign of the first operand requires it to be negated. Again, the significand belonging to the smallest exponent is right-shifted by the absolute exponent difference.

1. The input significands are read into the significand register file
2. $E_{A}$ is negated, as it's sign bit is set to high and the effective operation is $-E_{A}-E_{B}$
3. $E_{A}$ is right-shifted by the absolute exponent difference calculated by the exponent ALU
4. $E_{B}$ is subtracted from $E_{A}$
5. As the subtraction yielded a negative result, the value is negated in order to convert it to a sign-magnitude representation
6. All adjustments of $E_{A}$ as well as the summation itself, is stored in significand register R0


Figure 4.9: Floating-Point Subtraction: Significand Calculation

## Floating-Point Division

Exponent Calculation The treatment of the exponents in the case of floatingpoint division - illustrated in Fig. 4.10 - is very similar to the one featured in the floating-point multiplication operation.


Figure 4.10: Floating-Point Division: Exponent Calculation

1. The input exponents are read into the exponent register file
2. bias added to $E_{A}$
3. $E_{B}$ is subtracted from the previous sum
4. All calculations are written back to exponent register R0

Significand Calculation The significand division is performed by 26 subsequent subtractions. A few of these iterations are shown in fig.4.11.

1. The iteration counter controls the number of iterations


Figure 4.11: Floating-Point Division: Significand Calculation
2. Both significand register R 0 and the significand result register are shifted one digit to the left each cycle
3. The significand ALU is performing one subtraction per iteration. The resulting sign from this operation determines whether of not the partial remainder is updated (4), as well as the next quotient digit (5)

## Floating-Point to Integer: Positive Input

Calculation of Shift Amount Figure 4.12 and Fig 4.13 shows the conversion of a positive floating-point value to an integer.


Figure 4.12: Positive Floating-Point to Signed Integer - Calculation of Shift Amount

1. The input exponent is read into exponent register R0
2. bias is subtracted from the input exponent, the result is the true input exponent
3. The true exponent value is subtracted from the radix point position (31), yielding the required significand shift amount
4. The significand shift amount is stored in the exponent result register, thus made available to the significand ALU


Figure 4.13: Positive Floating-Point to Signed Integer - Significand Adjustment

## Adjustment of Significand

1. The input significand is stored in significand register R0
2. The input significand is left-aligned in its register, by shifting it two places to the left
3. The significand shift amount is read from the exponent result register, and the significand is right-shifted
4. As the input was positive, there is no need for converting the integer result into a negative two's compliment representation
5. The integer result is written to the significand result register

## Floating-Point to Integer: Negative Input

Figure 4.14 and Fig 4.15 shows how a negative floating-point value is converted to a signed integer.

## Calculation of Shift Amount

1. The input exponent is read into exponent register R0
2. bias is subtracted from the input exponent, the result is the true input exponent
3. The true exponent value is subtracted from the radix point position (31), yielding the required significand shift amount
4. The significand shift amount is stored in the exponent result register, thus made available to the significand ALU

## Adjustment of Significand

1. The input significand is stored in significand register R0
2. The input significand is left-aligned in its register, by shifting it two places to the left
3. The significand shift amount is read from the exponent result register, and the significand is right-shifted
4. As the input was negative, the integer value is negated in order to convert it into a negative two's compliment representation
5. The integer result is written to the significand result register


Figure 4.14: Negative Floating-Point to Signed Integer - Calculation of Shift Amount

## Unsigned Integer to Floating-Point

Calculation of Exponent Value Figure 4.16 and Fig 4.17 shows the conversion from an unsigned integer to a floating-point value.

1. The input integer is stored in significand register R0
2. The number of leading zeros in the input integer is counted, the amount is stored in significand register R1


Figure 4.15: Negative Floating-Point to Signed Integer - Significand Adjustment
3. The number of leading zeros is stored in the significand result register, in order to make it available to the exponent ALU
4. The input integer is left-shifted, according to the number of leading zeros in the value
5. The shifted integer is right-shifted one digit, in order to conform with the register layout assumed by the subsequent rounding operation
6. The final significand value is written to the significand result register


Figure 4.16: Unsigned Integer to Floating-Point: Calculation of Exponent Value

## Adjustment of Significand

1. The number of leading zeros in the input integer is read from the significand result register, and added to bias
2. The exponent value is written to exponent register R0
3. No adjustment of the exponent is performed during the rounding step, and the value is written to the exponent result register


Figure 4.17: Unsigned Integer to Floating-Point: Adjustment of Significand

### 4.1.3 System-Level Simulation

This section features a few top-level simulation runs, demonstrating only the signals that are available to the user of the FPU itself.

## System-Level Simulation of a Binary Operation

Figure 4.18 shows the system-level simulation of a multiplication instruction. Both input values are normalized values, none of them belong to the class of special representation values. Note how none of the exception flags are asserted.


Figure 4.18: System-Level Simulation: Floating-Point Multiplication

## System-Level Simulation of a Unary Operation

The conversion operations are unary, hence they take one input and produce one output. In this simulation run (Fig 4.19), only operand A affects the result. None of the assertion flags are asserted, and the integer result is correctly transmitted to the output port.

## System-Level Simulation of an Invalid Operation

In this simulation (Fig 4.20), an invalid operation is performed. Note how the invalid operation flag is asserted, and a $N a N$ output value is generated.


Figure 4.19: System-Level Simulation: Floating-Point to Signed Integer Conversion


Figure 4.20: System-Level Simulation: Invalid Operation $(0 \times \infty)$

### 4.2 Verification

This section will give an overview of how the design was verified, along with some suggestions on further verification. It should be noted that the design is by no means completely tested.

### 4.2.1 Automated test benches

This design has been tested by running a set of pseudo-random test vectors through a simulation model of the entire module. A complete coverage of all input combinations, operations and rounding modes is clearly impossible. however, the number of test vectors used indicate that the implemented operations perform their tasks in accordance with both the specification and the standard itself.

The test vectors were generated using a set of C-programs, compiled with GCC. These programs are rather simple, most generate two floating-point numbers, perform an operation between them, and write both the operands and the result to a text file. The validity of these tests depend on whether or not the floating-point implementation used conforms to the IEEE-754 1985.

An example C-program for generating test vectors is listed in A.2.

### 4.2.2 Testing of Special Cases

As mentioned before, floating-point operations have several special cases. Some examples are exceptional cases, and infinity arithmetic. In order to verify that an implementation does indeed conform with the standard, it is necessary to test this behavior.

As a complete verification is beyond the scope of this project, only some simple tests have been done. These simulation runs are based on Tab 3.33 on page 67 and were inspected manually. The correct exception flags were generated, and the correct answer was produced. This indicates that the exception handling that is implemented works as specified. No figures of these simulation runs are included here, as they required too much space.

### 4.2.3 Suggestions for Future Testing and Verification

First, the number of test-vectors used in the automatic test-benches should be increased dramatically, in order to increase the coverage of the tests. A good tool for extensive testing, as well as test vector generation, is SoftFloat 9 . If the FPU is connected to a generic microprocessor capable of running C-programs, the program TestFloat [10] may be utilized as well.

As some functionality is missing from this implementation, several aspects of IEEE conformance is yet untested. This includes both the square root operations, as well as the different rounding modes. The treatment of quiet NaNs and denormal numbers is still not handled, thus the verification of this behavior must be delayed until the implementation is made more mature.

A complete verification should also perform more testing of internal signals during the various operations, not only checking input against output. For instance, all control signals should be tested in each state featured in the control unit, and checked against the specification.

Finally, formal verification may prove useful in the search for a thoroughly tested design. Information on this is provided in [7] and [8].

## Chapter 5

## Results

This chapter contains performance analysis results and area estimates in the form of gate counts. The results are discussed in the subsequent chapter.

### 5.1 Area Consumption

### 5.1.1 FPGA Synthesis

Even though the design is targeted at an implementation in custom silicon, an FPGA synthesis was performed. The motivation behind this was to obtain more comparable data about the hardware consumption of the design. The synthesis was performed using Altera Quartus II v.9.1 web edition. The target platform was set to Altera Cyclone I - EP1C6Q240C6, with "optimize area" as a parameter to the synthesis tool.

These settings were chosen to match the ones presented in [12] (available through www.opencores.org [1), as this report presents the design of an non-pipelined FPU with FPGA synthesis results. The other design is a more traditional FPU architecture, with separate arithmetic units for each operation. Thus, it is interesting to see whether or not the architecture proposed in this project provides any significant savings in terms of hardware consumption.

Figure 5.1 shows the synthesis results for this implementation. Note that the logic cells used by the external multiplier can be subtracted from the results, as this unit is assumed to be present already.

In comparison, [12] gives the total logic cell count of the unit as 3468, not counting the square-root pipeline. More details on the logic cell consumption of the solution presented is given in Tab 5.1.

| Compilation Hierarchy Node | Logic Cells |
| :---: | :---: |
| $\square \mathrm{lfp} \mathrm{I}_{1}$ top | $\begin{aligned} & 1924 \\ & {[308]} \end{aligned}$ |
| IExpRegisterFile:expRegisterFile\| | 33 (33) |
| \|ExponentȦLU: expALLU| | 87 (87) |
| ¢ \|ExternalMul16x16:externalMull | 430 (67) |
| - - Ilpm_mult:Mult0] | 363 (0) |
| - Imult_21:_auto_generated\| | 363 (363) |
| \|FpuControlUnit:controlUUnit| | 159 (159) |
| \|MaskAndShitt:maskAndShift| | 34 (34) |
| \|SVDUnit:svdUnitè| | 14 (14) |
| \|SVDUnit:svdUnitB| | 14 (14) |
| IShittAndExtend: shittAndExtend | 13 (13) |
| \|SigRegisterFile:sigRegisterFile| | 134 (134) |
| \|SignificandALUU: sigALU| | 698 (698) |

Figure 5.1: FPGA Synthesis Results

Table 5.1: Logic Cell Usage - Other Implementation 12

| Unit | Logic Cell Count |
| :--- | ---: |
| Addition Unit | 684 |
| Multiplication Unit | 1530 |
| Division Unit | 928 |
| Square-Root Unit | 919 |
| Top-level | 326 |
| Total | 4387 |

### 5.1.2 Gate-Level Synthesis

The design was synthesized to a netlist, as the logic gate count of the design was underlined as one of the most important figures of merit for this project. The synthesis tool used was Synopsis DesignCompiler v.2009.06-SP4, the specified process technology was an Atmel CMOS process.

The resulting gate counts are listed in tab $\sqrt{5.2}$. Note that the Significand Result Register as well as the Exponent Result Register were implemented directly in the top module. Thus, the top-level gate count includes all submodules, two registers and a lot of interconnects.

An important aspect of actual area consumption is the interconnects. This has not been estimated in this project, thus the given area metrics should only be interpreted as estimates.
$\begin{array}{lr}\begin{array}{l}\text { Table 5.2: Area Consumption by Module } \\ \text { Unit }\end{array} & \text { Gate Count }\end{array}$

### 5.2 Performance

A crucial aspect of any hardware solution is whether or not it provides a large enough speedup over a software implementation to justify the increased hardware cost. Thus, the performance analysis must be studied together with the area estimates, in order to assess the quality of the design.

Table 5.3 lists the clock cycle consumption for all the implemented operations, along with the estimates made in the preliminary project as well as the clock cycle consumption of the existing software implementation.

The column labeled normal indicated the clock cycle consumption of a normal operation: no special-case inputs and no need for post-rounding normalization. The worst-case column indicated the worst possible clock-cycle consumption the operation can have, this typically includes operations that require a post-rounding normalization of the result.

The three columns labeled estimated, $S W(G C C)$ and $S W$ (IAR) are adapted from the preliminary report [5 They indicate the estimated FPU clock cycle consumption, as well as the clock cycle usage of the existing software implementations provided by the GCC and the IAR compiler, respectively. The final column presents the clock cycle consumption of the solution presented in [12]. *Note that the square root operation is not implemented in this design, thus no performance data is available.

If we define the speedup as in Eq5.1, we can calculate the speedup over the existing software solutions. The results are presented in Fig 5.2. The estimated speedup as predicted in the preliminary report is included as well.

$$
\begin{equation*}
\text { Speedup }_{H W, S W}=\frac{\text { Cycle usage, } S W}{\text { Cycle usage, } H W} \tag{5.1}
\end{equation*}
$$



Figure 5.2: Speedup of a Hardware Implementation vs. Software Implementations

Table 5.3: Clock Cycle Usage by Operation

| Operation | Normal | Worst-Case | Estimated | SW (GC) | SW (IAR) | $[12]$ |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: |
| Mul | 10 | 11 | 9 | 132 | 178 | 12 |
| Add | 11 | 12 | 7 | 96 | 132 | 7 |
| Sub | 11 | 12 | 7 | 106 | 159 | 7 |
| Div | 30 | 31 | 29 | 435 | 778 | 35 |
| Sqrt | - | - | 30 | 480 | 2612 | 35 |
| UI2FP | 5 | 5 | 4 | 71 | 360 | - |
| I2FP | 6 | 7 | 4 | 71 | 360 | - |
| FP2SI | 6 | 6 | 4 | 102 | 296 | - |

## Chapter 6

## Discussion and Conclusion

### 6.1 Discussion of Results

This discussion is based on the results presented in the previous chapter, the featured simulations, and the design presented in the preceding sections.

All the specified operations were implemented successfully, apart from the floatingpoint square root and the conversion from a floating-point value to an integer-valued floating-point number. The implemented operations seem to function, which has been verified through simulations and test-benches. Some basic exception handling is in place, though this part is yet a bit incomplete.

As for the results, the synthesis results gave some promising numbers. The area usage of the FPGA synthesis shows that this implementation is roughly half the size of an alternative implementation. This suggests that the architecture presented here is capable of reducing the area consumption of a floating-point unit by a substantial amount, compared to a more traditional architecture.

The disadvantage of the solution presented, however, is the large amount of structural hazards in the design itself. Thus, it is very unsuitable for any kind of pipelining, which may limit the performance. Another potential issue is the maximum clock frequency the design can achieve, this has not been derived in this project.

The performance analysis shows that the estimated performance of the design was a little too optimistic: this is mainly due to the fact that normalization and rounding are performed as ALU operations, not as dedicated logic. This typically increases the clock cycle usage of each operation by a few cycles, which explain the difference in estimated results, and real results. The speedup over a pure softwareimplementation is still quite good; a dedicated FPU can give a speedup of between 13 x and 30 x , depending on the compiler being used.

### 6.2 Future Work

The most important feature that is missing from this implementation is the square root operation. However, this can be added to the design at a relatively low cost as outlined in Ch 3.6 . In addition to this, exception handling is somewhat incomplete, especially when it comes to verification. This will, however, not introduce much of an increase in neither area consumption nor execution time of the various operations.

Regarding synthesis, much work is left. This includes both detailed analysis of synthesis results, as well as tailoring the implementation to the synthesis tool being used. This may provide a more compact solution, in terms of gate count. The amount of interconnects and the final size of the implementation should be derived, and compared to other solutions.

### 6.3 Conclusion

This report has shown that a functional floating-point unit can be realized in a compact manner, by exploiting reuse of functional units, as well as simple and functionally similar algorithms. Such a design can achieve a significant speedup over a pure software implementation of the IEEE-754 1985 standard, at a low cost-penalty.

## Bibliography

[1] A resource for development and publications of free (LGPL) hardware core designs. http://www.opencores.org.
[2] Atmel, San Jose, USA. AT90USB1287, 8-bit AVR Microcontroller with 64/128K Bytes of ISP Flash and USB Controller, 2009.
[3] Atmel, San Jose, USA. AVR Quick Reference Guide, 2009.
[4] IEEE computer society. IEEE standard for binary floating-point arithmetic. ANSI/IEEE Std 754-1985, pages -, Aug 1985.
[5] Daniel Hornæs. Low-Cost FPU. December 2009.
[6] David Goldberg. What every computer scientist should know about floating-point arithmetic, 1991. http://docs.sun.com/source/806-3568/ ncg_goldberg.html.
[7] John Harrison. Formal verification of floating point trigonometric functions. Lecture Notes in Computer Science, 2004.
[8] John Harrison. Floating-point verification using theorem proving. Lecture Notes in Computer Science, 2006.
[9] John Hauser. SoftFloat. http://www.jhauser.us/arithmetic/SoftFloat. html.
[10] John Hauser. TestFloat. http://www.jhauser.us/arithmetic/TestFloat. html.
[11] Israel Koren. Computer Arithmetic Algorithms, 2nd Edition. A.K. Peters LTD, 2002.
[12] Jidan Al Eryani. Floating Point Unit. Technical report, Vienna University of Technology, 2006. http://opencores.org/project, fpu100.
[13] John L. Hennessy and David A. Patterson. Computer Organization and Design: The Hardware/Software Interface. Morgan Kaufmann, 2007.
[14] Yamin Li and Wanming Chu. Implementation of single precision floating point square root on fpgas. Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, 0:226, 1997.

## Appendix A

## Appendix

## A. 1 Verilog Implementation Code

This appendix containes all the Verilog source code of the synthesizable implementation.

The included files are:

1. global.v: various constants used by most modules
2. sig_register_file.v: the significand register file
3. exp_register_file.v: the exponent register file
4. SVD_unit.v: the special value detection unit
5. mask_and_shift.v: the unit that slices and extends the input to the external multiplier
6. external_mul_16x16.v: behavioral model of the external 16-bit multiplier
7. shift_and_extend: the unit which shifts and zero-extends the multiplier output
8. significand_alu.v: the significand ALU
9. exponent_alu.v: the exponent ALU
10. fpu_control_unit.v: the complete FPU control unit
11. fpu_top.v: the top-level module of the design. Instantiates the other modules, as well as the exponent and significand result registers

Listing A.1: global.v

```
//
// FORMAT SPECIFICATIONS
//
'define FORMAT_WORD_WIDTH 32
'define FORMAT_FRAC_WIDTH 23
'define FORMAT_EXP_WIDTH 8
//
// FPU INSTRUCTIONS
//
'define FPU_INSTR_NOP 4'b0000
'define FPU_INSTR_ADD 4'b0001
'define FPU_INSTR_SUB 4'b0010
'define FPU_INSTR_MUL 4'b0011
'define FPU_INSTR_DIV 4'b0100
'define FPU_INSTR_SQRT 4'b0101
'define FPU_INSTR_UI2FP 4'b0110
'define FPU_INSTR_SI2FP 4'b0111
'define FPU_INSTR_FP2SI 4'b1000
//
// FPU ROUNDING MODES
//
'define ROUNDING_MODE_NEAREST_EVEN 2'b00
'define ROUNDING_MODE_TRUNCATE 2'b01
'define ROUNDING_MODE_POS_INF 2'b10
'define ROUNDING_MODE_NEG_INF 2'b11
//
// Significand register file port names
//
'define SRF_REG_RO 4'b0000
'define SRF_REG_R1 4'b0001
'define SRF_REG_ZERO 4'b0010
'define SRF_REG_ONE 4'b0011
'define SRF_REG_TWO 4'b0100
'define SRF_REG_ULP_ROUND 4'b0101
'define SRF_REG_BIAS 4'b0110
'define SRF_REG_FIVE 4'b0111
'define SRF_REG_SIX 4'b1000
'define SRF_REG_NANSIG 4'b1001
'define SRF_REG_ONES 4'b1111
//
// Exponent register file port names
//
'define ERF_REG_RO 3'b000
'define ERF_REG_R1 3'b001
'define ERF_REG_ZERO 3'b010
'define ERF_REG_ONE 3'b011
'define ERF_REG_RPP 3'b100
'define ERF_REG_I2FP 3'b101
'define ERF_REG_BIAS 3'b110
'define ERF_REG_ONES 3'b111
//
```

```
// Significand ALU opcodes
//
'define SIG_ALU_OP_NOP 4'b0000 //no operation
'define SIG_ALU_OP_MOVA 4'b0001 //move op.A
'define SIG_ALU_OP_NEGB 4'b0010 //negate op.B
'define SIG_ALU_OP_ADD 4'b0011 //add op.A and op.B
'define SIG_ALU_OP_SUB 4'b0100 //subtract op.B from op.A
'define SIG_ALU_OP_SHRA 4'b0101 //arithmetic right-shift of operand A,
        by "op.B" digits
'define SIG_ALU_OP_SHRL 4'b0110 //logic right-shift of op.A, by "op.B"
        digits
'define SIG_ALU_OP_SHLL 4'b0111 //logic left-shift of op.A, by "op.B"
    digits
'define SIG_ALU_OP_CLZ 4'b1000 //count leading zeroes of op.A
//
// Exponent ALU opcodes
//
'define EXP_ALU_OP_NOP 3'b000
'define EXP_ALU_OP_MOVA 3'b001
'define EXP_ALU_OP_NEGB 3'b010
'define EXP_ALU_OP_ADD 3'b011
'define EXP_ALU_OP_SUB 3'b100
'define EXP_ALU_OP_SHL 3'b101
//
// Mask-And-Shift unit opcodes
//
'define MASK_AND_SHIFT_A8C8 2'b00
'define MASK_AND_SHIFT_A8D16 2'b01
'define MASK_AND_SHIFT_B16C8 2'b10
'define MASK_AND_SHIFT_B16D16 2'b11
//
// Shift-And_extend unit opcodes
//
'define SHIFT_16_BIT_AND_EXTEND 2'bOO
'define SHIFT_0_BIT_AND_EXTEND 2'b01
'define SHIFT_TRUNC_AND_EXTEND 2'b10
```

Listing A.2: sig_register_file.v

```
'timescale 1ns/1ps
'include "global.v"
module SigRegisterFile(clk_in, reset_in, writeEnableRO_in,
    writeEnableR1_in, writeValueRO_in, writeValueR1_in,
                    shiftEnableRO_in,
                                    readSelectA_in, readSelectB_in,
                                    readResultA_out, readResultB_out);
        //default register width
        parameter REGISTER_WIDTH = 'd32;
        //default constant register contents
```

```
    parameter CONSTO_VALUE = 32'dO; //zero - required for exception
        handling
    parameter CONST1_VALUE = 32'd1; //one - required!
    parameter CONST2_VALUE = 32'd2; //two - required!
    parameter CONST3_VALUE = 32'd128;//ULP for rounding - required!
    parameter CONST4_VALUE = 32'd127;//BIAS - required!
    parameter CONST5_VALUE = 32'd5; //used for normalization of div/
        sqrt
    parameter CONST6_VALUE = 32'd6; //used for normalization of div/
        sqrt
    parameter CONST7_VALUE = 32'h20000000; //significand value
        corresponding to a NaN result
    parameter CONST8_VALUE = 32'hfffffffff; //all ones
//PORTS
    input clk_in, reset_in;
    input writeEnableRO_in, writeEnableR1_in;
    input [REGISTER_WIDTH-1:0] writeValueRO_in, writeValueR1_in;
    input shiftEnableRO_in;
    input [3:0] readSelectA_in, readSelectB_in;
    output reg [REGISTER_WIDTH-1:0] readResultA_out, readResultB_out;
//INTERNAL REGISTERS
    //GPR
    reg [REGISTER_WIDTH-1:0] reg0, reg1;
    always @(readSelectA_in, readSelectB_in, reg0, reg1) begin
        case (readSelectA_in)
            4'b0000: readResultA_out = reg0;
            4'b0001: readResultA_out = reg1;
            4'b0010: readResultA_out = CONSTO_VALUE;
            4'b0011: readResultA_out = CONST1_VALUE;
            4'b0100: readResultA_out = CONST2_VALUE;
            4'b0101: readResultA_out = CONST3_VALUE;
            4'b0110: readResultA_out = CONST4_VALUE;
            4'b0111: readResultA_out = CONST5_VALUE;
            4'b1000: readResultA_out = CONST6_VALUE;
                4'b1001: readResultA_out = CONST7_VALUE;
                4'b1111: readResultA_out = CONST8_VALUE;
                default: begin
                    readResultA_out = 0;
                end
        endcase
        case (readSelectB_in)
            4'b0000: readResultB_out = reg0;
                4'b0001: readResultB_out = reg1;
                4'b0010: readResultB_out = CONSTO_VALUE;
                4'b0011: readResultB_out = CONST1_VALUE;
                4'b0100: readResultB_out = CONST2_VALUE;
                4'b0101: readResultB_out = CONST3_VALUE;
                4'b0110: readResultB_out = CONST4_VALUE;
                4'b0111: readResultB_out = CONST5_VALUE;
                4'b1000: readResultB_out = CONST6_VALUE;
                4'b1001: readResultB_out = CONST7_VALUE;
                4'b1111: readResultB_out = CONST8_VALUE;
                default: begin
```

```
        readResultB_out = 0;
        end
        endcase
    end
always @(posedge clk_in) begin
    if (reset_in == 1'b1) begin // reset registers?
            reg0 <= 0;
            reg1 <= 0;
    end else begin
        //update reg0?
        if (writeEnableRO_in) reg0 = writeValueRO_in;
        if (shiftEnableRO_in) reg0 = reg0 << 1;
            //update reg1?
        if (writeEnableR1_in == 1'b1) reg1 <= writeValueR1_in;
    end
end
endmodule
```

Listing A.3: exp_register_file.v

```
'timescale 1ns/1ps
"include "global.v"
module ExpRegisterFile(clk_in, reset_in, writeEnableRO_in,
    writeEnableR1_in, writeValueRO_in, writeValueR1_in,
                                    readSelectA_in, readSelectB_in,
                                    readResultA_out, readResultB_out);
    //default register width
    parameter REGISTER_WIDTH = 'd9;
    //default constant register contents
    parameter CONSTO_VALUE = 9'dO; //zero
    parameter CONST1_VALUE = 9'd1; //one
    parameter CONST2_VALUE = 9'd31; //radix point position
    parameter CONST3_VALUE = 9'd158; //exponent const used by int2fp
    parameter CONST4_VALUE = 9'd127; //BIAS
    parameter CONST5_VALUE = 9'd511; //all ones
//PORTS
    input clk_in, reset_in;
    input writeEnableRO_in, writeEnableR1_in;
    input [REGISTER_WIDTH-1:0] writeValueRO_in, writeValueR1_in;
    input [2:0] readSelectA_in, readSelectB_in;
    output reg [REGISTER_WIDTH-1:0] readResultA_out, readResultB_out;
//IntERNAL REGISTERS
    //GPR
    reg [REGISTER_WIDTH-1:0] reg0, reg1;
```

```
    always @(readSelectA_in, readSelectB_in, reg0, reg1) begin
        case (readSelectA_in)
        3'b000: readResultA_out = reg0;
        3'b001: readResultA_out = reg1;
        3'b010: readResultA_out = CONSTO_VALUE;
        3'b011: readResultA_out = CONST1_VALUE;
        3'b100: readResultA_out = CONST2_VALUE;
        3'b101: readResultA_out = CONST3_VALUE;
        3'b110: readResultA_out = CONST4_VALUE;
        3'b111: readResultA_out = CONST5_VALUE;
        endcase
        case (readSelectB_in)
        3'b000: readResultB_out = reg0;
        3'b001: readResultB_out = reg1;
        3'b010: readResultB_out = CONST0_VALUE;
        3'b011: readResultB_out = CONST1_VALUE;
        3'b100: readResultB_out = CONST2_VALUE;
        3'b101: readResultB_out = CONST3_VALUE;
        3'b110: readResultB_out = CONST4_VALUE;
        3'b111: readResultB_out = CONST5_VALUE;
        endcase
    end
    always @(posedge clk_in) begin
        if (reset_in) begin // reset registers?
            reg0 <= 0;
            reg1 <= 0;
        end else begin
        //update reg0?
        if (writeEnableRO_in) reg0 <= writeValueRO_in;
            //update reg1?
            if (writeEnableR1_in) reg1 <= writeValueR1_in;
        end
end
endmodule
```

Listing A.4: svd
unit.v

```
'timescale 1ns/1ps
'include "global.v"
module SVDUnit(operand_in, sign_out, isZero_out, isInf_out, isNan_out,
        isDenorm_out, operand_out);
// I/O PORTS
    input ['FORMAT_WORD_WIDTH-1:0] operand_in;
    output reg sign_out, isZero_out, isInf_out, isNan_out,
        isDenorm_out;
    output reg [32:0] operand_out; //operand with leading significand
        bit included
//INTERNAL REGISTERS
    reg sign;
    reg ['FORMAT_EXP_WIDTH-1:0] exp;
```

```
reg ['FORMAT_FRAC_WIDTH-1:O] frac;
reg expIsMax, expIsNonZero, fracIsNonZero;
    always @(operand_in) begin
        //decompose input
        sign = operand_in[`FORMAT_WORD_WIDTH-1]; //[31]
        exp = operand_in[('FORMAT_WORD_WIDTH-2):('FORMAT_WORD_WIDTH -
            'FORMAT_EXP_WIDTH-1)]; // [30:23]
        frac = operand_in[('FORMAT_FRAC_WIDTH-1):0]; // [22:0]
        // &-reduction / |-reduction
        expIsMax = &(exp);
        expIsNonZero = |(exp);
        fracIsNonZero = |(frac);
        //generate output
        sign_out = sign;
        isZero_out = ~expIsMax & ~expIsNonZero & ~fracIsNonZero;
        isInf_out = expIsMax & (~fracIsNonZero);
        isNan_out = expIsMax & fracIsNonZero;
        isDenorm_out = ~expIsMax & ~expIsNonZero & fracIsNonZero;
        operand_out = (isDenorm_out) ? {sign, exp, 1'b0, frac} : {sign
            , exp, 1'b1, frac};
end
endmodule
```

Listing A.5: mask_and_shift.v

```
'timescale 1ns/1ps
'include "global.v"
module MaskAndShift(maskAndShiftSelect_in, operandA_in, operandB_in,
    operandA_out, operandB_out);
    input [1:0] maskAndShiftSelect_in;
    input ['FORMAT_FRAC_WIDTH:0] operandA_in, operandB_in; // 23:0
    output reg [15:0] operandA_out, operandB_out; //15:0
    always ©(maskAndShiftSelect_in, operandA_in, operandB_in) begin
        case (maskAndShiftSelect_in)
            'MASK_AND_SHIFT_A8C8: begin
                operandA_out <= {8'b0, operandA_in[23:16]};
                operandB_out <= {8'b0, operandB_in[23:16]};
            end
            'MASK_AND_SHIFT_A8D16: begin
                operandA_out <= {8'b0, operandA_in[23:16]};
                operandB_out <= operandB_in[15:0];
            end
            'MASK_AND_SHIFT_B16C8: begin
                operandA_out <= {operandA_in [15:0]};
                operandB_out <= {8'b0, operandB_in[23:16]};
            end
            'MASK_AND_SHIFT_B16D16: begin
```

```
            operandA_out <= operandA_in[15:0];
                    operandB_out <= operandB_in[15:0];
                end
        endcase
    end
endmodule
```

Listing A.6: external_mul_16x16.v

```
'timescale 1ns/1ps
// Behavioral model of a 16x16 integer multiplier, two-stage pipeline,
    3 2 ~ b i t ~ r e s u l t ~
module ExternalMul16x16(clk_in, reset_in, mulEnable, operandA_in,
    operandB_in, product_out);
    input clk_in, reset_in, mulEnable;
    input [15:0] operandA_in, operandB_in;
    output[31:0] product_out;
    reg [31:0] delay_reg, product_reg;
    assign product_out = product_reg;
    always ©(posedge clk_in) begin
        if (reset_in == 1'b1) begin
            delay_reg <= 32'b0;
            product_reg <= 32'b0;
            end else begin
                if (mulEnable) begin
                delay_reg <= operandA_in * operandB_in;
                product_reg <= delay_reg;
            end else begin
                delay_reg <= delay_reg;
                product_reg <= product_reg;
            end
        end
    end
endmodule
```

Listing A.7: shift_and_extend.v

```
'timescale 1ns/1ps
'include "global.v"
module ShiftAndExtend(shiftAndExtendSelect_in, operand_in, operand_out
    , stickyBit_out);
    input [1:0] shiftAndExtendSelect_in;
    input [31:0] operand_in;
    output reg [31:0] operand_out; //32 bits
    output reg stickyBit_out;
    always @(shiftAndExtendSelect_in, operand_in) begin
        stickyBit_out = 1'b0;
        case (shiftAndExtendSelect_in)
```

```
4
```

```
                            'SHIFT_16_BIT_AND_EXTEND: operand_out <= {operand_in
```

                            'SHIFT_16_BIT_AND_EXTEND: operand_out <= {operand_in
                            [15:0], 16'b0};
                            [15:0], 16'b0};
            'SHIFT_O_BIT_AND_EXTEND: operand_out <= {8'b0,
            'SHIFT_O_BIT_AND_EXTEND: operand_out <= {8'b0,
                    operand_in[23:0]};
                    operand_in[23:0]};
            'SHIFT_TRUNC_AND_EXTEND: begin
            'SHIFT_TRUNC_AND_EXTEND: begin
            operand_out <= {16'b0, operand_in[31:16]};
            operand_out <= {16'b0, operand_in[31:16]};
            stickyBit_out <= |(operand_in[15:0]);
            stickyBit_out <= |(operand_in[15:0]);
            end
            end
            default: begin
            default: begin
                    operand_out <= 32'b0;
                    operand_out <= 32'b0;
                    //$display("Invalid Shift-And-Extend opcode!");
                    //$display("Invalid Shift-And-Extend opcode!");
            end
            end
        endcase
        endcase
    end
    end
    endmodule

```
endmodule
```

Listing A.8: significand_alu.v

```
'timescale 1ns/1ps
'include "global.v"
module SignificandALU(aluOpCode_in, aluOpA_in, aluOpB_in,
    aluNegFlag_out, aluZeroFlag_out, aluResult_out);
    input [3:0] aluOpCode_in;
    input [31:0] alu0pA_in, alu0pB_in; //32 bit
    output reg aluNegFlag_out;
    output aluZeroFlag_out;
    output [31:0] aluResult_out; //32 bit
    reg signed [31:0] aluResult; //32 bit
    assign aluResult_out = aluResult;
    assign aluZeroFlag_out = (aluResult == 32'b0) ? 1'b1 : 1'b0;
    always @(aluOpCode_in, aluOpA_in, aluOpB_in) begin
        //default outputs
        aluResult = 32'b0;
        aluNegFlag_out = aluOpA_in[31];
        case (aluOpCode_in)
            'SIG_ALU_OP_NOP: aluResult = 32'b0;
            'SIG_ALU_OP_MOVA: aluResult = aluOpA_in;
            'SIG_ALU_OP_NEGB: aluResult = -aluOpB_in;
            'SIG_ALU_OP_ADD: {aluNegFlag_out, aluResult} = {
                alu0pA_in[31], alu0pA_in} + {aluOpB_in[31], aluOpB_in
                };
            'SIG_ALU_OP_SUB: {aluNegFlag_out, aluResult} = {
                alu0pA_in[31], alu0pA_in} - {aluOpB_in[31], aluOpB_in
                };
            'SIG_ALU_OP_SHRA: begin
                aluResult = aluOpA_in;
                if (aluOpB_in[O]) aluResult = aluResult >>> 1;
                if (aluOpB_in[1]) aluResult = aluResult >>> 2;
                if (aluOpB_in[2]) aluResult = aluResult >>> 4;
                if (aluOpB_in[3]) aluResult = aluResult >>> 8;
                if (aluOpB_in[4]) aluResult = aluResult >>> 16;
```

```
35
36
37
38
39
40
4 1
4 2
43
4 4
4 5
46
4 7
```

            end
    ```
            end
            'SIG_ALU_OP_SHRL: begin
            'SIG_ALU_OP_SHRL: begin
                aluResult = aluOpA_in;
                aluResult = aluOpA_in;
                    if (aluOpB_in[0]) aluResult = aluResult >> 1;
                    if (aluOpB_in[0]) aluResult = aluResult >> 1;
                    if (aluOpB_in[1]) aluResult = aluResult >> 2;
                    if (aluOpB_in[1]) aluResult = aluResult >> 2;
                    if (aluOpB_in[2]) aluResult = aluResult >> 4;
                    if (aluOpB_in[2]) aluResult = aluResult >> 4;
                    if (aluOpB_in[3]) aluResult = aluResult >> 8;
                    if (aluOpB_in[3]) aluResult = aluResult >> 8;
                    if (aluOpB_in[4]) aluResult = aluResult >> 16;
                    if (aluOpB_in[4]) aluResult = aluResult >> 16;
        end
        end
        'SIG_ALU_OP_SHLL: begin
        'SIG_ALU_OP_SHLL: begin
            aluResult = aluOpA_in;
            aluResult = aluOpA_in;
            if (aluOpB_in[0]) aluResult = aluResult << 1;
            if (aluOpB_in[0]) aluResult = aluResult << 1;
            if (aluOpB_in[1]) aluResult = aluResult << 2;
            if (aluOpB_in[1]) aluResult = aluResult << 2;
            if (aluOpB_in[2]) aluResult = aluResult << 4;
            if (aluOpB_in[2]) aluResult = aluResult << 4;
            if (aluOpB_in[3]) aluResult = aluResult << 8;
            if (aluOpB_in[3]) aluResult = aluResult << 8;
            if (aluOpB_in[4]) aluResult = aluResult << 16;
            if (aluOpB_in[4]) aluResult = aluResult << 16;
        end
        end
        'SIG_ALU_OP_CLZ: aluResult = {26'b0, CLZ(aluOpA_in)};
        'SIG_ALU_OP_CLZ: aluResult = {26'b0, CLZ(aluOpA_in)};
        default: begin
        default: begin
            //$display("Significand ALU: Undefined ALU OpCode!");
            //$display("Significand ALU: Undefined ALU OpCode!");
        end
        end
    endcase
    endcase
end
end
function [5:0] CLZ;
function [5:0] CLZ;
    input [31:0] val32;
    input [31:0] val32;
    reg [15:0] val16;
    reg [15:0] val16;
    reg [7:0] val8;
    reg [7:0] val8;
    reg [3:0] val4;
    reg [3:0] val4;
    reg [1:0] val2;
    reg [1:0] val2;
    reg [4:0] result;
    reg [4:0] result;
        begin
        begin
            result[4] = (val32[31:16] == 16'b0);
            result[4] = (val32[31:16] == 16'b0);
            val16 = (result[4]) ? val32[15:0] : val32[31:16];
            val16 = (result[4]) ? val32[15:0] : val32[31:16];
            result[3] = (val16[15:8] == 8'b0);
            result[3] = (val16[15:8] == 8'b0);
            val8 = (result[3]) ? val16[7:0] : val16[15:8];
            val8 = (result[3]) ? val16[7:0] : val16[15:8];
            result[2] = (val8[7:4] == 4'b0);
            result[2] = (val8[7:4] == 4'b0);
            val4 = (result[2]) ? val8[3:0] : val8[7:4];
            val4 = (result[2]) ? val8[3:0] : val8[7:4];
            result[1] = (val4[3:2] == 2'b0);
            result[1] = (val4[3:2] == 2'b0);
            val2 = (result[1]) ? val4[1:0] : val4[3:2];
            val2 = (result[1]) ? val4[1:0] : val4[3:2];
            result[0] = (val2[1] == 1'b0);
            result[0] = (val2[1] == 1'b0);
            //handle special case of input = 0
            //handle special case of input = 0
            CLZ = ((result == 5'd31) && (val2[0] == 1'b0)) ? 6'd32 :
            CLZ = ((result == 5'd31) && (val2[0] == 1'b0)) ? 6'd32 :
            {1'b0, result};
            {1'b0, result};
        end
        end
endfunction
endfunction
endmodule
```

Listing A.9: exponent_alu.v

```
'timescale 1ns/1ps
"include "global.v"
module ExponentALU(aluOpCode_in, aluOpA_in, aluOpB_in, aluNegFlag_out,
    aluZeroFlag_out, aluResult_out);
    input [2:0] aluOpCode_in;
    input ['FORMAT_EXP_WIDTH:O] aluOpA_in, aluOpB_in; // 9 bit
    output aluNegFlag_out, aluZeroFlag_out;
    output ['FORMAT_EXP_WIDTH:O] aluResult_out; // 9 bit
    reg [`FORMAT_EXP_WIDTH:O] aluResult; //9 bit
    assign aluResult_out = aluResult;
    assign aluNegFlag_out = (aluResult['FORMAT_EXP_WIDTH] == 1'b1 )
        ? 1'b1 : 1'b0;
    assign aluZeroFlag_out = (aluResult == 9'b0) ? 1'b1 : 1'b0;
    always @(aluOpCode_in, aluOpA_in, aluOpB_in) begin
        //default outputs
        aluResult = 9'bx;
        case (aluOpCode_in)
            'EXP_ALU_OP_NOP: aluResult = 9'b0;
            'EXP_ALU_OP_MOVA: aluResult = aluOpA_in;
            'EXP_ALU_OP_NEGB: aluResult = -aluOpB_in;
            'EXP_ALU_OP_ADD: aluResult = aluOpA_in + aluOpB_in;
            'EXP_ALU_OP_SUB: aluResult = aluOpA_in - aluOpB_in;
            'EXP_ALU_OP_SHL: aluResult = aluOpA_in << aluOpB_in;
            default: $display("Exponent\sqcupALU:\sqcupUndefined\sqcupALU OpCode!");
        endcase
    end
endmodule
```

Listing A.10: fpu_control_unit.v

```
'timescale 1ns/1ps
'include "global.v"
module FpuControlUnit(clk_in, reset_in, fpuOpCode_in, roundingMode_in,
    signA_in, signB_in, isZeroA_in, isZeroB_in, isInfA_in, isInfB_in,
        isNanA_in,
        isNanB_in, isDenormA_in, isDenormB_in,
    expAluNegFlag_in, expAluZeroFlag_in,
    sigAluNegFlag_in, sigAluZeroFlag_in,
    guardBit_in, roundBit_in, stickyBitData_in,
    readFPInput_out,
    erfWriteSelectRO_out, erfWriteSelectR1_out, erfWriteEnableRO_out,
        erfWriteEnableR1_out,
        erfReadSelectA_out, erfReadSelectB_out,
    srfWriteSelectRO_out, srfWriteSelectR1_out, srfWriteEnableRO_out,
        srfWriteEnableR1_out,
        srfShiftEnableRO_out, srfReadSelectA_out, srfReadSelectB_out,
```

```
    expAluReg0rSigResult_out,
    expAluOp_out,
    errWriteEnable_out,
    sigAluRegOrMul_out, sigAluSrr_out , sigAluRegOrExpResult_out,
    sigAluOp_out,
    srrWriteEnable_out,
    srrShiftEnable_out,
    srrShiftIn_out,
    maskAndShiftOp_out,
    mulEnable_out,
    shiftAndExtendOp_out,
    outputFPResult_out,
    resultSign_out,
    resultReady_out,
    invalidOperationDetected_out, divisionByZeroDetected_out,
        overflowDetected_out,
        underflowDetected_out, inexactDetected_out
    );
//STATE DEFINITIONS
//Pre-process states
    parameter STATE_IDLE = O; //idle state, ready for
        new input
    parameter STATE_INIT = 1; //read inputs, determine
        operation, detect exceptions
//Arithmetic states
    //MUL states
    parameter STATE_MUL_M1 = 2; //start first
        multiplication, add exponents
    parameter STATE_MUL_M2 = 3; //start second
        multiplication, subtract bias from exponent sum
    parameter STATE_MUL_M3 = 4; //start third
        multiplication
    parameter STATE_MUL_M4 = 5; //start fourth
        multiplication, accumulate
    parameter STATE_MUL_M5 = 6; //complete fourth
        multiplication, accumulate
    parameter STATE_MUL_M6 = 7; //final accumulate
    //ADDSUB states
    parameter STATE_ADDSUB_EXPSUB = 8; //compare input
        exponents
    parameter STATE_ADDSUB_DIFFNEG = = / find the absolute
        value of the exp. difference
    parameter STATE_ADDSUB_DIFFPOS = 10; //empty state - may be
        removed
    parameter STATE_ADDSUB_SHIFTFRACA = 11; //adjust input
        significand A
    parameter STATE_ADDSUB_SHIFTFRACB = 12; //adjust input
        significand B
    parameter STATE_ADDSUB_ADDSUBFRACS = 13; //add or subtract the
        adjusted significands
    parameter STATE_ADDSUB_NEGSUM = 14; //negate any negative
        sum, set the output sign to negative
    parameter STATE_ADDSUB_POSSUM = 15; //keep the sum, set the
        output sign to positive
```

//DIV states
parameter STATE_DIV_ADD_BIAS = 16;
parameter STATE_DIV_SUB_EXP = 17;
parameter STATE_DIV_ITER $=18$;
//int2fp states
parameter STATE_I2FP_TEST_SIGN = 19;
parameter STATE_I2FP_NEGATE $=20$;
parameter STATE_I2FP_CLZ $=21$;
parameter STATE_I2FP_ADJ1 = 22;
parameter STATE_I2FP_ADJ2 $=23$;
//fp2int states
parameter STATE_FP2SI_UNBIAS $=24$;
parameter STATE_FP2SI_CALC_ADJ $=25$;
parameter STATE_FP2SI_PREROUND_RSH = 26;
parameter STATE_FP2SI_ROUND = 27;
parameter STATE_FP2SI_POSTROUND_RSH = 28;
parameter STATE_FP2SI_NEGATE $=29$;
//Post-process states
//addsub-normalization
parameter STATE_CLZ $\quad=30$; //count leading zeros in a significand, needed for generic rounding
parameter STATE_NORMALIZE_CALC_ADJ = 31; //calculate the required normalization adjustments
parameter STATE_NORMALIZE_GENERIC = 32; //perform the actual normalization
//mul normalization
parameter STATE_MUL_NORMO = 33; //multiplication
normalization, case 1
parameter STATE_MUL_NORM1 $\quad=34$; //empty state, may be removed
//div/sqrt normalization
parameter STATE_NORM_DIV_SQRT $=35$; //normalize division or square root
//rounding
parameter STATE_ROUND $\quad=36$; //round the result: RO $=$ round (RO)
parameter STATE_POST_ROUND_NORM = 37; //correct de-normalize caused by rounding
//output states
parameter STATE_EMIT_RESULT $=38$;
parameter STATE_EMIT_ZERO = 39;
parameter STATE_EMIT_INF $=40$;
parameter STATE_EMIT_NAN $=41$;
//PORTS
//input ports
input clk_in, reset_in;
input [3:0] fpuOpCode_in;
input [1:0] roundingMode_in;
//SVD values
input signA_in, signB_in, isZeroA_in, isZeroB_in, isInfA_in,

```
        isInfB_in, isNanA_in,
        isNanB_in, isDenormA_in, isDenormB_in;
//ALU status flags
    input expAluNegFlag_in, expAluZeroFlag_in;
    input sigAluNegFlag_in, sigAluZeroFlag_in;
//bits 5 and 6 of the s.RO register
    input guardBit_in, roundBit_in;
//the logical OR between all discarded bits
    input stickyBitData_in;
// input control
output reg readFPInput_out; //interpret input as floating-point
    or integer?
//Register file control
    //exponent register file
        output reg erfWriteSelectRO_out, erfWriteSelectR1_out,
            erfWriteEnableRO_out, erfWriteEnableR1_out;
        output reg [2:0] erfReadSelectA_out, erfReadSelectB_out;
    //exponent result register
        output reg errWriteEnable_out;
    //significand register file
        output reg srfWriteSelectRO_out, srfWriteSelectR1_out,
                srfWriteEnableRO_out, srfWriteEnableR1_out,
                srfShiftEnableRO_out;
        output reg [3:0] srfReadSelectA_out, srfReadSelectB_out;
    //significand result register
        output reg srrWriteEnable_out, srrShiftEnable_out,
            srrShiftIn_out;
//Exponent ALU control
    output reg expAluRegOrSigResult_out;
    output reg [2:0] expAluOp_out;
//Significand ALU control
    output reg sigAluRegOrMul_out, sigAluSrr_out;
    output reg sigAluRegOrExpResult_out;
    output reg [3:0] sigAluOp_out;
//multiplier chain
    output reg [1:0] maskAndShift0p_out;
    output reg mulEnable_out;
    output reg [1:0] shiftAndExtendOp_out;
//result related values
    output reg outputFPResult_out;
    output resultSign_out;
    output reg resultReady_out;
//exception flags
output invalidOperationDetected_out, divisionByZeroDetected_out,
    overflowDetected_out, underflowDetected_out,
```

```
inexactDetected_out;
//INTERNAL REGISTERS
    reg [5:0] currentState, nextState; //state registers
    reg [3:0] fpu0pCode; //active operation
    reg [1:0] roundingMode; //active rounding mode
    reg signA, signB, isZeroA, isZeroB, isInfA, isInfB, isNanA, isNanB
        , isDenormA, isDenormB;
    reg stickyBit; //current sticky bit value
    reg resultSign; //result sign of active
        operation
    reg [4:0] iterationCounter; //counter used by DIV and SQRT
    reg firstIterSign; //holds the sign generated by
        the first iteration, used for norm.
    reg invalidOperationDetected, divisionByZeroDetected,
        overflowDetected, underflowDetected, inexactDetected;
// INTERNAL TEMPORARY VALUES
    reg [3:0] fpuOpCode_val;
    reg [1:0] roundingMode_val;
    reg signA_val, signB_val, isZeroA_val, isZeroB_val, isInfA_val,
        isInfB_val, isNanA_val,
        isNanB_val, isDenormA_val, isDenormB_val;
    reg stickyBit_val;
    reg resultSign_val;
    reg [4:0] iterationCounter_val;
    reg firstIterSign_val;
    reg invalidOperationDetected_val, divisionByZeroDetected_val,
        overflowDetected_val,
        underflowDetected_val, inexactDetected_val;
// ASSIGNMENTS
    //output the sign of the active operation
    assign resultSign_out = resultSign;
    //output exception flags
    assign invalidOperationDetected_out = invalidOperationDetected;
    assign divisionByZeroDetected_out = divisionByZeroDetected;
    assign overflowDetected_out = overflowDetected;
    assign underflowDetected_out = underflowDetected;
    assign inexactDetected_out = inexactDetected;
//asynchronous block
    always @(*) begin
    //DEFAULT VALUES
        //preserve register values by default
        fpuOpCode_val = fpuOpCode;
        roundingMode_val = roundingMode;
        signA_val = signA;
        signB_val = signB;
        isZeroA_val = isZeroA;
        isZeroB_val = isZeroB;
        isInfA_val = isInfA;
        isInfB_val = isInfB;
        isNanA_val = isNanA;
```

```
isNanB_val = isNanB;
isDenormA_val = isDenormA;
isDenormB_val = isDenormB;
stickyBit_val = stickyBit;
resultSign_val = resultSign;
iterationCounter_val = iterationCounter;
firstIterSign_val = firstIterSign;
invalidOperationDetected_val= invalidOperationDetected;
divisionByZeroDetected_val = divisionByZeroDetected;
overflowDetected_val = overflowDetected;
underflowDetected_val = underflowDetected;
inexactDetected_val = inexactDetected;
//input control
readFPInput_out = 1'b1; //interpret input as FP by default
//exponent register file
erfWriteEnableR0_out = 1'b0;
erfWriteEnableR1_out = 1'b0;
erfWriteSelectR0_out = 1'b0;
erfWriteSelectR1_out = 1'b0;
erfReadSelectA_out = 'ERF_REG_RO;
erfReadSelectB_out = 'ERF_REG_R1;
//significand register file
srfWriteEnableR0_out = 1'b0;
srfWriteEnableR1_out = 1'b0;
srfWriteSelectR0_out = 1'b0;
srfWriteSelectR1_out = 1'b0;
srfShiftEnableR0_out = 1'b0;
srfReadSelectA_out = 'SRF_REG_RO;
srfReadSelectB_out = 'SRF_REG_R1;
//exponent ALU
expAluRegOrSigResult_out= 1'b0;
expAluOp_out = 'EXP_ALU_OP_NOP;
errWriteEnable_out = 1'b0;
//significand ALU
sigAluRegOrMul_out = 1'b0; //read op.A from register
    file or from multiplier?
sigAluSrr_out = 1'b0; //read op.A from Significand
    Result Register, og register file/multiplier?
sigAluRegOrExpResult_out= 1'b0; //read op.B from register
    file or exponent result register=
sigAluOp_out = 'SIG_ALU_OP_NOP;
srrWriteEnable_out = 1'b0;
srrShiftEnable_out = 1'b0;
srrShiftIn_out = 1'b0;
//multiplier chain
maskAndShiftOp_out = 'MASK_AND_SHIFT_A8C8;
mulEnable_out = 1'b0;
shiftAndExtendOp_out = 'SHIFT_16_BIT_AND_EXTEND;
//output related
outputFPResult_out = 1'b1; // output floating-point result by
```

```
            default
        resultReady_out = 1'b0;
    //END: DEFAULT VALUES
//
```



```
    case (currentState)
//--------PRE-PROCESS STATES BEGIN
    STATE_IDLE: begin
        nextState = STATE_INIT;
        //keep previous result valid, until a new operation is
                        started
            resultReady_out = 1'b1;
            outputFPResult_out = ~(fpuOpCode == 'FPU_INSTR_FP2SI);
        end
        STATE_INIT: begin
            fpuOpCode_val = fpuOpCode_in; //update active
                operation
            roundingMode_val = roundingMode_in; //update active
                rounding modes
            //read SVD signals
            signA_val = signA_in;
            signB_val = signB_in;
            isZeroA_val = isZeroA_in;
            isZeroB_val = isZeroB_in;
            isInfA_val = isInfA_in;
            isInfB_val = isInfB_in;
            isNanA_val = isNanA_in;
            isNanB_val = isNanB_in;
            isDenormA_val = isDenormA_in;
            isDenormB_val = isDenormB_in;
            //determine next state
            case (fpuOpCode_in)
                'FPU_INSTR_MUL: begin
                    nextState = STATE_MUL_M1; //default
                                    nextState
                                    //detect input-time exceptions
                                    if (isZeroA_in)
                                if (isInfB_in) begin // 0*Inf
                                    $display("Invalidபoperation:ப0*Inf");
                                    nextState = STATE_EMIT_NAN;
                                    invalidOperationDetected_val = 1'b1;
                                    end
                                    if (isZeroB_in)
                                    if (isInfA_in) begin //Inf*0
                                    $display("Invalidபoperation:\sqcupInf*0");
                                    nextState = STATE_EMIT_NAN;
                                    invalidOperationDetected_val = 1'b1;
                                    end
```

```
    //read new inputs exponents
    erfWriteEnableR0_out = 1'b1;
    erfWriteEnableR1_out = 1'b1;
    erfWriteSelectRO_out = 1'b1;
    erfWriteSelectR1_out = 1'b1;
end
'FPU_INSTR_ADD: begin
        nextState = STATE_ADDSUB_EXPSUB; //default
            next-state
        //detect input-time exceptions
        if (isInfA_in && isInfB_in) //both operands
            Inf?
            if (signA_in != signB_in) begin //
                    different signs?
                    $display("Invalid\sqcupoperation:\sqcup(add) ப
                    magnitude
                    infinities");
                nextState = STATE_EMIT_NAN;
                            invalidOperationDetected_val = 1'b1;
                end
        //read new inputs exponents
        erfWriteEnableRO_out = 1'b1;
        erfWriteEnableR1_out = 1'b1;
        erfWriteSelectRO_out = 1'b1;
        erfWriteSelectR1_out = 1'b1;
        //read new significands
        srfWriteEnableRO_out = 1'b1;
        srfWriteEnableR1_out = 1'b1;
        srfWriteSelectRO_out = 1'b1;
        srfWriteSelectR1_out = 1'b1;
end
'FPU_INSTR_SUB: begin
    nextState = STATE_ADDSUB_EXPSUB;
    //detect input-time exceptions
    if (isInfA_in && isInfB_in) //both operands
        Inf?
        if (signA_in == signB_in) begin //equal
                    signs?
                $display("Invalid\sqcupoperation:\sqcup(sub) 
                    magnitude
                    infinities");
                nextState = STATE_EMIT_NAN;
                invalidOperationDetected_val = 1'b1;
                end
    //read new inputs exponents
    erfWriteEnableRO_out = 1'b1;
    erfWriteEnableR1_out = 1'b1;
    erfWriteSelectRO_out = 1'b1;
    erfWriteSelectR1_out = 1'b1;
    //read new significands
    srfWriteEnableRO_out = 1'b1;
    srfWriteEnableR1_out = 1'b1;
```

```
    srfWriteSelectR0_out = 1'b1;
    srfWriteSelectR1_out = 1'b1;
end
'FPU_INSTR_DIV: begin
    nextState = STATE_DIV_ADD_BIAS; //default next
            -state
        //detect input-time exceptions
        if (isInfA_in && isInfB_in) begin//both
            operands Inf?
                        $display("Invalid
                        ;
                    nextState = STATE_EMIT_NAN;
                            invalidOperationDetected_val = 1'b1;
        end
        if (isZeroB_in)
            if (isZeroA_in) begin // 0/0 division
                    $display("Invalid\sqcupoperation:ь0/0");
                    nextState = STATE_EMIT_NAN;
                end else begin //division-by-zero
                    $display("Invalidபoperation:\sqcupdivision
                    byuzero");
                    resultSign_val = signA_in - signB_in;
                    nextState = STATE_EMIT_INF;
                    divisionByZeroDetected_val = 1'b1;
                end
        //read new inputs exponents
        erfWriteEnableRO_out = 1'b1;
        erfWriteEnableR1_out = 1'b1;
        erfWriteSelectRO_out = 1'b1;
        erfWriteSelectR1_out = 1'b1;
        //read new significands
        srfWriteEnableRO_out = 1'b1;
        srfWriteEnableR1_out = 1'b1;
        srfWriteSelectRO_out = 1'b1;
        srfWriteSelectR1_out = 1'b1;
end
//'FPU_INSTR_SQRT: nextState = ;
'FPU_INSTR_UI2FP: begin
    nextState = STATE_I2FP_CLZ;
    //read integer into s.RO
    readFPInput_out = 1'b0;
    srfWriteEnableRO_out = 1'b1;
    srfWriteSelectRO_out = 1'b1;
end
'FPU_INSTR_SI2FP: begin
    nextState = STATE_I2FP_TEST_SIGN;
    //read integer into s.R0
    readFPInput_out = 1'b0;
    srfWriteEnableRO_out = 1'b1;
    srfWriteSelectRO_out = 1'b1;
end
'FPU_INSTR_FP2SI: begin
    nextState = STATE_FP2SI_UNBIAS;
    erfWriteEnableRO_out = 1'b1;
```

```
                    erfWriteSelectRO_out = 1'b1;
                    srfWriteEnableR0_out = 1'b1;
                    srfWriteSelectR0_out = 1'b1;
                    end
                            default: begin
```



```
                                    implemented");
                    nextState = STATE_IDLE;
                            end
                endcase
            end
//--------PRE-PROCESS STATES END
//
```



```
    //-------MUL STATES BEGIN
        STATE_MUL_M1: begin
        nextState = STATE_MUL_M2;
        erfWriteEnableR0_out = 1'b1; //store addition
            result in RO
        expAluOp_out = 'EXP_ALU_OP_ADD; //add exponents
        maskAndShiftOp_out = 'MASK_AND_SHIFT_A8C8;
        mulEnable_out = 1'b1;
            resultSign_val = signA ~ signB;
        end
        STATE_MUL_M2: begin
        nextState = STATE_MUL_M3;
        erfWriteEnableRO_out = 1'b1; //write back exponent to
            exp.RO
        erfReadSelectB_out = 'ERF_REG_BIAS; //'d127
        expAluOp_out = 'EXP_ALU_OP_SUB; //subtract bias
        maskAndShiftOp_out = 'MASK_AND_SHIFT_A8D16;
        mulEnable_out = 1'b1;
        sigAluRegOrMul_out = 1'b1;
        end
        STATE_MUL_M3: begin
    nextState = STATE_MUL_M4;
    srfWriteEnableRO_out = 1'b1;
    sigAluRegOrMul_out = 1'b1; //read partial
            product
    sigAluOp_out = 'SIG_ALU_OP_MOVA; //accumulate first
            partial product
    maskAndShiftOp_out = 'MASK_AND_SHIFT_B16C8;
    mulEnable_out = 1'b1;
        end
        STATE_MUL_M4: begin
            nextState = STATE_MUL_M5;
```

```
    srfWriteEnableRO_out = 1'b1;
    srfReadSelectB_out = 3'b000; //read B from R0
    sigAluRegOrMul_out = 1'b1; //read partial product
    sigAluOp_out = 'SIG_ALU_OP_ADD; //accumulate second
        partial product
    maskAndShiftOp_out = 'MASK_AND_SHIFT_B16D16;
    mulEnable_out = 1'b1;
    shiftAndExtendOp_out = 'SHIFT_O_BIT_AND_EXTEND;
    end
    STATE_MUL_M5: begin
    nextState = STATE_MUL_M6;
    srfWriteEnableRO_out = 1'b1;
    srfReadSelectB_out = 'ERF_REG_RO; //read B from
        R0
    sigAluRegOrMul_out = 1'b1; //read partial product
    sigAluOp_out = 'SIG_ALU_OP_ADD; //accumulate third
        partial product
    mulEnable_out = 1'b1;
    shiftAndExtendOp_out = 'SHIFT_O_BIT_AND_EXTEND;
end
STATE_MUL_M6: begin
    nextState = (sigAluNegFlag_in == 1'b1) ?
        STATE_MUL_NORMO : STATE_MUL_NORM1;
    mulEnable_out = 1'b1;
    shiftAndExtendOp_out = 'SHIFT_TRUNC_AND_EXTEND;
    stickyBit_val = stickyBitData_in;
    srfWriteEnableRO_out = 1'b1; //write back final
        product to RO
    srfReadSelectB_out = 'SRF_REG_RO; //read B from RO
    sigAluRegOrMul_out = 1'b1; //read partial product
    sigAluOp_out = 'SIG_ALU_OP_ADD; //accumulate fourth
                partial product
        end
    //--------MUL STATES END
```



```
//--------ADDSUB STATES BEGIN
    STATE_ADDSUB_EXPSUB: begin
    //do we need to negate fraction A?
            if (signA == 1'b1) begin
            srfReadSelectB_out = 'SRF_REG_RO; //read fractionA
                from s.RO
            sigAluOp_out = 'SIG_ALU_OP_NEGB;
            srfWriteEnableRO_out = 1'b1; //store negated
                fraction in s.RO
            end
            if (expAluNegFlag_in == 1'b1) begin
```

//

```
        nextState = STATE_ADDSUB_DIFFNEG;
        erfWriteEnableRO_out = 1'b1; //write back
            subtraction result to R0
    end else begin
        nextState = STATE_ADDSUB_DIFFPOS;
        erfWriteEnableR1_out = 1'b1; //write back
            subtraction result to R1
        end
    expAluOp_out = 'EXP_ALU_OP_SUB; //perform E_A
        - E_B
end
STATE_ADDSUB_DIFFNEG: begin
    nextState = STATE_ADDSUB_SHIFTFRACA;
    erfReadSelectB_out = 'ERF_REG_RO; //output RO on
            port B
    expAluOp_out = 'EXP_ALU_OP_NEGB; //negate exponent
            difference, to find it's absolute
    errWriteEnable_out = 1'b1; //write the absolute
            exp.diff to ERR
end
STATE_ADDSUB_DIFFPOS: begin
    nextState = STATE_ADDSUB_SHIFTFRACB;
    erfReadSelectA_out = 'ERF_REG_R1; //output R1 on
            port A
    expAluOp_out = 'EXP_ALU_OP_MOVA;//positive exponent
            difference, move
    errWriteEnable_out = 1'b1; //move the exp.diff to
        ERR
end
STATE_ADDSUB_SHIFTFRACA: begin
    nextState = STATE_ADDSUB_ADDSUBFRACS;
    erfReadSelectA_out = 'ERF_REG_R1; //read E_B
        from e.R1
    expAluOp_out = 'EXP_ALU_OP_MOVA;//move E_B to e.RO
    erfWriteEnableR0_out = 1'b1;
    srfReadSelectA_out = 'SRF_REG_RO; //read the
        significand from RO
    sigAluRegOrExpResult_out = 1'b1; //use the ERR value (
        exp.diff) as operand B to the sigALU
    sigAluOp_out = 'SIG_ALU_OP_SHRA;
    srfWriteEnableRO_out = 1'b1; //write back shifted
            significand to RO
end
STATE_ADDSUB_SHIFTFRACB: begin
    nextState = STATE_ADDSUB_ADDSUBFRACS;
    srfReadSelectA_out = 'SRF_REG_R1; //read S_B from s.R1
    sigAluRegOrExpResult_out = 1'b1; //use the ERR value (
        exp.diff) as operand B to the sigALU
    sigAluOp_out = 'SIG_ALU_OP_SHRA;
    srfWriteEnableR1_out = 1'b1; //write back shifted
        significand to s.R1
```

end
STATE_ADDSUB_ADDSUBFRACS: begin nextState = (sigAluNegFlag_in == 1'b1) ? STATE_ADDSUB_NEGSUM : STATE_ADDSUB_POSSUM;
//determine the effective operation
if (fpuOpCode == 'FPU_INSTR_ADD) begin
if (signB == 1'b1) sigAluOp_out = 'SIG_ALU_OP_SUB;
else sigAluOp_out = 'SIG_ALU_OP_ADD;
end else if (fpuOpCode == 'FPU_INSTR_SUB) begin
if $(((\sim \operatorname{sign} A) \&(\sim \operatorname{sign} B)) \mid((\operatorname{sign} A) \&(\sim \operatorname{sign} B)))$
sigAluOp_out = 'SIG_ALU_OP_SUB;
else sigAluOp_out = 'SIG_ALU_OP_ADD;
end else

srfWriteEnableRO_out = 1'b1; //write back addition/
subtraction result to s.RO
end
STATE_ADDSUB_NEGSUM: begin
nextState = STATE_CLZ;
srfReadSelectB_out = 'SRF_REG_RO; //relay s.RO to
port B
sigAluOp_out $=$ 'SIG_ALU_OP_NEGB;
srfWriteEnableR0_out = 1'b1; //write back negated sum
to s.RO
resultSign_val = 1 'b1; //set the result sign bit
end
STATE_ADDSUB_POSSUM: begin
nextState $=$ STATE_CLZ;

end
//--------ADDSUB STATES END
//

//--------DIV STATES BEGIN
STATE_DIV_ADD_BIAS: begin
nextState = STATE_DIV_SUB_EXP;
erfReadSelectB_out = 'ERF_REG_BIAS; //read 'd127 (bias
) from e.C4
expAluOp_out = 'EXP_ALU_OP_ADD; //add e.RO to e.C4
erfWriteEnableRO_out = 1'b1; //store "unbiased"
exponent in e.Ro
srfShiftEnableRO_out = $1^{\prime} b 1$;
sigAluOp_out = 'SIG_ALU_OP_SUB; //subtract the
denominator from the partial remainder
srfWriteEnableRO_out = ~sigAluNegFlag_in; //only
update the partial remainder if the

```
                                    subtraction
                                    gave a
                                    positive
                                    result
    srrShiftIn_out = ~sigAluNegFlag_in;
    srrShiftEnable_out = 1'b1;
    firstIterSign_val = sigAluNegFlag_in; //store the sign
        from this iteration
    iterationCounter_val = iterationCounter + 5'd1; //
        increment the iteration counter
end
STATE_DIV_SUB_EXP: begin
    nextState = STATE_DIV_ITER;
    expAluOp_out = 'EXP_ALU_OP_SUB; //(e.RO - e.R1)
    erfWriteEnableRO_out = 1'b1; //store the exponent
        in e.RO
    resultSign_val = signA ~ signB;
    srfShiftEnableR0_out = 1'b1;
    sigAluOp_out = 'SIG_ALU_OP_SUB; //subtract the
        denominator from the partial remainder
    srfWriteEnableRO_out = ~sigAluNegFlag_in; // only
        update the partial remainder if the
            //
                        subtraction
                        gave a
                        positive
    srrShiftEnable_out = 1'b1;
    srrShiftIn_out = ~sigAluNegFlag_in;
    iterationCounter_val = iterationCounter + 5'd1; //
        increment the iteration counter
end
STATE_DIV_ITER: begin
    // determine nextState
    nextState = (iterationCounter >= 25) ?
        STATE_NORM_DIV_SQRT : STATE_DIV_ITER;
    srfShiftEnableR0_out = 1'b1;
    sigAluOp_out = 'SIG_ALU_OP_SUB; //subtract the
        denominator from the partial remainder
    srfWriteEnableRO_out = ~sigAluNegFlag_in; // only
        update the partial remainder if the
            //
                                    subtraction
                                    gave a
                                    positive
                                    result
    srrShiftEnable_out = 1'b1;
    srrShiftIn_out = ~sigAluNegFlag_in;
```

```
        iterationCounter_val = iterationCounter + 5'd1; //
```

        iterationCounter_val = iterationCounter + 5'd1; //
                            increment the iteration counter
                            increment the iteration counter
        end
        end
    //--------DIV STATES END
//--------DIV STATES END
//--------INT2FP STATES BEGIN
//--------INT2FP STATES BEGIN
STATE_I2FP_TEST_SIGN: begin
STATE_I2FP_TEST_SIGN: begin
nextState = (sigAluNegFlag_in) ? STATE_I2FP_NEGATE :
nextState = (sigAluNegFlag_in) ? STATE_I2FP_NEGATE :
STATE_I2FP_CLZ ;
STATE_I2FP_CLZ ;
sigAluOp_out = 'SIG_ALU_OP_MOVA; //move the integer
sigAluOp_out = 'SIG_ALU_OP_MOVA; //move the integer
through the significand ALU,
through the significand ALU,
//in order to trigger
//in order to trigger
the neg.flag
the neg.flag
end
end
STATE_I2FP_NEGATE: begin
STATE_I2FP_NEGATE: begin
nextState = STATE_I2FP_CLZ;
nextState = STATE_I2FP_CLZ;
srfReadSelectB_out = 'SRF_REG_RO; //output srf.RO on
srfReadSelectB_out = 'SRF_REG_RO; //output srf.RO on
srf.portB
srf.portB
sigAluOp_out = 'SIG_ALU_OP_NEGB; //negate the integer,
sigAluOp_out = 'SIG_ALU_OP_NEGB; //negate the integer,
in order to convert it to sign-magnitude
in order to convert it to sign-magnitude
srfWriteEnableR0_out = 1'b1; //store the negated
srfWriteEnableR0_out = 1'b1; //store the negated
integer in srf.RO
integer in srf.RO
resultSign_val = 1'b1; //assert a negative
resultSign_val = 1'b1; //assert a negative
sign bit
sign bit
end
end
STATE_I2FP_CLZ: begin
STATE_I2FP_CLZ: begin
nextState = STATE_I2FP_ADJ1;
nextState = STATE_I2FP_ADJ1;
sigAluOp_out = 'SIG_ALU_OP_CLZ; //perform CLZ on input
sigAluOp_out = 'SIG_ALU_OP_CLZ; //perform CLZ on input
value
value
srfWriteEnableR1_out = 1'b1; //store \#LZ in srf.R1
srfWriteEnableR1_out = 1'b1; //store \#LZ in srf.R1
srrWriteEnable_out = 1'b1; //store \#LZ in SRR in
srrWriteEnable_out = 1'b1; //store \#LZ in SRR in
order to make it available to expALU
order to make it available to expALU
end
end
STATE_I2FP_ADJ1: begin
STATE_I2FP_ADJ1: begin
nextState = STATE_I2FP_ADJ2;
nextState = STATE_I2FP_ADJ2;
erfReadSelectA_out = 'ERF_REG_I2FP; //read (bias + 31)
erfReadSelectA_out = 'ERF_REG_I2FP; //read (bias + 31)
from constant registers
from constant registers
expAluRegOrSigResult_out = 1'b1; //read \#LZ from
expAluRegOrSigResult_out = 1'b1; //read \#LZ from
SRR
SRR
expAluOp_out = 'EXP_ALU_OP_SUB; //(bias + 31) - \#
expAluOp_out = 'EXP_ALU_OP_SUB; //(bias + 31) - \#
LZ
LZ
erfWriteEnableRO_out = 1'b1; //store exponent
erfWriteEnableRO_out = 1'b1; //store exponent
result in e.RO
result in e.RO
sigAluOp_out = 'SIG_ALU_OP_SHLL; //s.RO << s.R1
sigAluOp_out = 'SIG_ALU_OP_SHLL; //s.RO << s.R1
srfWriteEnableRO_out = 1'b1; //store shifted value
srfWriteEnableRO_out = 1'b1; //store shifted value
in s.RO
in s.RO
end
end
STATE_I2FP_ADJ2: begin
STATE_I2FP_ADJ2: begin
nextState = STATE_ROUND;
nextState = STATE_ROUND;
expAluOp_out = 'EXP_ALU_OP_MOVA;

```
            expAluOp_out = 'EXP_ALU_OP_MOVA;
```

```
        erfWriteEnableRO_out = 1'b1;
        //errWriteEnable_out = 1'b1;
        srfReadSelectB_out = 'SRF_REG_ONE; //read 'd1 from
        the constant registers
            sigAluOp_out = 'SIG_ALU_OP_SHRL; //right-shift
                the significand to the position assumed by the
                round stage
            srfWriteEnableR0_out = 1'b1; //store the
                shifted value in s.RO
            //srrWriteEnable_out = 1'b1;
            end
//--------INT2FP STATES END
//--------FP2INT STATES BEGIN
    STATE_FP2SI_UNBIAS: begin
            nextState = STATE_FP2SI_CALC_ADJ;
            erfReadSelectB_out = 'ERF_REG_BIAS; //fetch the
                exponent bias from the constant registers
            expAluOp_out = 'EXP_ALU_OP_SUB; //subtract the
            bias from the input exponent
        erfWriteEnableRO_out = 1'b1; //store the
            unbiased exponent in erf.RO
        //left-shift the input significand 2 digits, in order
            to place it
        //to the far left of the register
        srfReadSelectB_out = 'SRF_REG_TWO;
        sigAluOp_out = 'SIG_ALU_OP_SHLL;
        srfWriteEnableRO_out = 1'b1; //store the shifted
        significand in srf.RO
    end
    STATE_FP2SI_CALC_ADJ: begin
        nextState = STATE_FP2SI_PREROUND_RSH;
        //perform (31-true exponent)
        erfReadSelectA_out = 'ERF_REG_RPP;
        erfReadSelectB_out = 'ERF_REG_RO;
        expAluOp_out = 'EXP_ALU_OP_SUB;
        errWriteEnable_out = 1'b1; //store the adjustment
                amount in ERR
    end
    STATE_FP2SI_PREROUND_RSH: begin
            //TODO: split this right-shift into two parts
            //right-shift the significand
            sigAluRegOrExpResult_out = 1'b1; //fetch the shift
                amount from the ERR
            sigAluOp_out = 'SIG_ALU_OP_SHRL;
            srfWriteEnableRO_out = 1'b1;
            //TEMP!
            nextState = STATE_FP2SI_NEGATE; //no rounding yet...
        end
    STATE_FP2SI_ROUND: begin
```

```
        //TODO: implement this
        end
        STATE_FP2SI_POSTROUND_RSH: begin
        //TODO: implement this
        end
        STATE_FP2SI_NEGATE: begin
        nextState = STATE_EMIT_RESULT;
        srfReadSelectA_out = 'SRF_REG_RO; //read the integer
            from srf.RO
        srfReadSelectB_out = 'SRF_REG_RO; //read the integer
            from srf.RO
        sigAluOp_out = (signA) ? 'SIG_ALU_OP_NEGB :
            'SIG_ALU_OP_MOVA; //either move or negate the
                integer
        srrWriteEnable_out = 1'b1; //write the final integer
                        to SRR
        end
    //--------FP2INT STATES END
//
```



```
//--.-.---POST-PROCESS STATES BEGIN
    STATE_CLZ: begin
        nextState = STATE_NORMALIZE_CALC_ADJ;
        //add one to the exponent, in order to maintain the
        correct value
        expAluOp_out = 'EXP_ALU_OP_ADD;
        erfReadSelectB_out = 'ERF_REG_ONE; //read 'd1 from
                ERF
        erfWriteEnableRO_out = 1'b1;//write back addition
            result to e.RO
            sigAluOp_out = 'SIG_ALU_OP_CLZ;
            srfWriteEnableR1_out = 1'b1; //write back CLZ result
                to s.R1
            end
            STATE_NORMALIZE_CALC_ADJ: begin
                    nextState = STATE_NORMALIZE_GENERIC;
            //calculate the required significand shift amount
            srfWriteEnableR1_out = 1'b1; //store #LZ-1 result in s
                .R1
            srfReadSelectA_out = 'SRF_REG_R1; //read #LZ from s.R1
            srfReadSelectB_out = 'SRF_REG_ONE; //read 'd1 from
                constant registers
            sigAluOp_out = 'SIG_ALU_OP_SUB;
            srrWriteEnable_out = 1'b1; //store #LZ-1 result in
                SRR
            end
            STATE_NORMALIZE_GENERIC: begin
                    nextState = STATE_ROUND;
            expAluRegOrSigResult_out = 1'b1; //read #LZ-1 from SRR
```

764

```
    expAluOp_out = 'EXP_ALU_OP_SUB; // subtract (#LZ-1)
```

    expAluOp_out = 'EXP_ALU_OP_SUB; // subtract (#LZ-1)
        from the current exponent
        from the current exponent
    erfWriteEnableRO_out = 1'b1; //write back
    erfWriteEnableRO_out = 1'b1; //write back
        normalized exponent to e.RO
        normalized exponent to e.RO
    sigAluOp_out = 'SIG_ALU_OP_SHLL; //left-shift the
    sigAluOp_out = 'SIG_ALU_OP_SHLL; //left-shift the
        significand, in order to normalize it
        significand, in order to normalize it
    srfWriteEnableRO_out = 1'b1; //write back
    srfWriteEnableRO_out = 1'b1; //write back
        normalized significand to s.RO
        normalized significand to s.RO
    end
end
STATE_MUL_NORMO: begin
STATE_MUL_NORMO: begin
nextState = STATE_ROUND;
nextState = STATE_ROUND;
//the significand is already normalized, but the
//the significand is already normalized, but the
exponent must be incremented by one
exponent must be incremented by one
erfWriteEnableRO_out = 1'b1; //write back normalized
erfWriteEnableRO_out = 1'b1; //write back normalized
exp to e.RO
exp to e.RO
erfReadSelectB_out = 'ERF_REG_ONE; //read 'd1 from the
erfReadSelectB_out = 'ERF_REG_ONE; //read 'd1 from the
constant registers
constant registers
expAluOp_out = 'EXP_ALU_OP_ADD;
expAluOp_out = 'EXP_ALU_OP_ADD;
srfWriteEnableR0_out = 1'b1; //write back normalized
srfWriteEnableR0_out = 1'b1; //write back normalized
frac to s.RO
frac to s.RO
srfReadSelectB_out = 'SRF_REG_ONE; / /read 'd1 from the
srfReadSelectB_out = 'SRF_REG_ONE; / /read 'd1 from the
constant registers
constant registers
sigAluOp_out = 'SIG_ALU_OP_SHRL;
sigAluOp_out = 'SIG_ALU_OP_SHRL;
end
end
STATE_MUL_NORM1: begin
STATE_MUL_NORM1: begin
nextState = STATE_ROUND;
nextState = STATE_ROUND;
//do nothing
//do nothing
end
end
STATE_NORM_DIV_SQRT: begin
STATE_NORM_DIV_SQRT: begin
if (firstIterSign) begin //answer is 0.5xxxx...
if (firstIterSign) begin //answer is 0.5xxxx...
erfWriteEnableR0_out = 1'b1;
erfWriteEnableR0_out = 1'b1;
erfReadSelectB_out = 'ERF_REG_ONE; //read 'd1 from
erfReadSelectB_out = 'ERF_REG_ONE; //read 'd1 from
constant register
constant register
expAluOp_out = 'EXP_ALU_OP_SUB;
expAluOp_out = 'EXP_ALU_OP_SUB;
srfReadSelectB_out = 'SRF_REG_SIX; //read 'd2 from
srfReadSelectB_out = 'SRF_REG_SIX; //read 'd2 from
the constant registers
the constant registers
sigAluSrr_out = 1'b1; //feed SRR back to the
sigAluSrr_out = 1'b1; //feed SRR back to the
sigALU
sigALU
sigAluOp_out = 'SIG_ALU_OP_SHLL; / /shift the
sigAluOp_out = 'SIG_ALU_OP_SHLL; / /shift the
leading one to the place expected by the round
leading one to the place expected by the round
unit
unit
srfWriteEnableRO_out = 1'b1; //store the
srfWriteEnableRO_out = 1'b1; //store the
normalized fraction in s.RO
normalized fraction in s.RO
end else begin
end else begin
expAluOp_out = 'EXP_ALU_OP_MOVA; //keep the
expAluOp_out = 'EXP_ALU_OP_MOVA; //keep the
current exponent, no need to adjust
current exponent, no need to adjust
srfReadSelectB_out = 'SRF_REG_FIVE; //read 'd1
srfReadSelectB_out = 'SRF_REG_FIVE; //read 'd1
from the constant registers
from the constant registers
sigAluSrr_out = 1'b1; //feed SRR back to the
sigAluSrr_out = 1'b1; //feed SRR back to the
sigALU
sigALU
sigAluOp_out = 'SIG_ALU_OP_SHLL; / /shift the

```
            sigAluOp_out = 'SIG_ALU_OP_SHLL; / /shift the
```

```
        leading one to the place expected by the round
                        unit
                            srfWriteEnableRO_out = 1'b1; //store the
                        normalized fraction in s.RO
        end
    nextState = STATE_ROUND;
end
STATE_ROUND: begin
    nextState = STATE_EMIT_RESULT; //default next state,
        might be different...
    //no rounding
    /*expAluOp_out = 'EXP_ALU_OP_MOVA;
    sigAluOp_out = 'SIG_ALU_OP_MOVA;
    errWriteEnable_out = 1'b1;
    srrWriteEnable_out = 1'b1;*/
    case (roundingMode)
        'ROUNDING_MODE_NEAREST_EVEN: begin
            $display("Round\sqcuptowardsunearestueven:\sqcupnot\sqcupyet\sqcup
                implemented");
            end
            'ROUNDING_MODE_POS_INF: begin
                    //$display("(g,r,s): (%b,%b,%b)", guardBit_in,
                roundBit_in, stickyBit);
                    if ((~resultSign) & (guardBit_in | roundBit_in
                    | stickyBit)) begin
                    //$display("->+Inf:Adding ULP");
                            expAluOp_out = 'EXP_ALU_OP_MOVA;
                        srfReadSelectB_out = 'SRF_REG_ULP_ROUND;
                            //read ULP ('d128) from constant
                            registers
                                sigAluOp_out = 'SIG_ALU_OP_ADD;
            end else begin
                //No rounding needed, just forward
                    expAluOp_out = 'EXP_ALU_OP_MOVA;
                        sigAluOp_out = 'SIG_ALU_OP_MOVA;
            end
            end
            'ROUNDING_MODE_NEG_INF: begin
                        if ((resultSign) & (guardBit_in | roundBit_in
                        | stickyBit)) begin
                //rounding needed, add ULP
                expAluOp_out = 'EXP_ALU_OP_MOVA;
                srfReadSelectB_out = 'SRF_REG_ULP_ROUND;
                    //read ULP ('d128) from constant
                        registers
                                sigAluOp_out = 'SIG_ALU_OP_ADD;
            end else begin
                //No rounding needed, just forward
                expAluOp_out = 'EXP_ALU_OP_MOVA;
                sigAluOp_out = 'SIG_ALU_OP_MOVA;
            end
            end
            'ROUNDING_MODE_TRUNCATE: begin
```

```
            expAluOp_out = 'EXP_ALU_OP_MOVA;
                sigAluOp_out = 'SIG_ALU_OP_MOVA;
            end
            endcase
            //generate next state, based on the MSB of the
            significand calculation
            if (sigAluNegFlag_in == 1'b1) begin
                nextState = STATE_POST_ROUND_NORM;
            srfWriteEnableRO_out = 1'b1; //write rounded
                    significand back to s.RO
            end else begin
                nextState = STATE_EMIT_RESULT;
            errWriteEnable_out = 1'b1;
            srrWriteEnable_out = 1'b1;
            end
    end
    STATE_POST_ROUND_NORM: begin
            nextState = STATE_EMIT_RESULT;
            // TODO
            expAluOp_out = 'EXP_ALU_OP_MOVA;
            errWriteEnable_out = 1'b1;
            sigAluOp_out = 'SIG_ALU_OP_MOVA;
            srrWriteEnable_out = 1'b1;
        end
//output states
    STATE_EMIT_RESULT: begin
        //operation finished, flag result ready
        resultReady_out = 1'b1;
        nextState = STATE_IDLE;
        outputFPResult_out = ~(fpuOpCode == 'FPU_INSTR_FP2SI);
    end
    STATE_EMIT_ZERO: begin
        erfReadSelectA_out = 'ERF_REG_ZERO; //move 'dO through
            the ALU
        expAluOp_out = 'EXP_ALU_OP_MOVA;
        errWriteEnable_out = 1'b1; //update the result
            register
        srfReadSelectA_out = 'SRF_REG_ZERO; //move 'dO through
            the ALU
        sigAluOp_out = 'SIG_ALU_OP_MOVA;
        srrWriteEnable_out = 1'b1; //update the result
                register
        nextState = STATE_IDLE;
        end
        STATE_EMIT_INF: begin
            //$display("Emitting Inf");
            erfReadSelectA_out = 'ERF_REG_ONES; //move 'b11111111
                through the ALU
            expAluOp_out = 'EXP_ALU_OP_MOVA;
            errWriteEnable_out = 1'b1; //update the result
                register
```

```
            srfReadSelectA_out = 'SRF_REG_ZERO; //move 'd
            sigAluOp_out = 'SIG_ALU_OP_MOVA;
            srrWriteEnable_out = 1'b1; //update the result
            register
            nextState = STATE_IDLE;
            end
            STATE_EMIT_NAN: begin
            //$display("Emitting NaN");
            erfReadSelectA_out = 'ERF_REG_ONES; //move 'b111111111
            through the ALU
            expAluOp_out = 'EXP_ALU_OP_MOVA;
            errWriteEnable_out = 1'b1; //update the result
                    register
                    srfReadSelectA_out = 'SRF_REG_NANSIG; //move 'd
                    sigAluOp_out = 'SIG_ALU_OP_MOVA;
                    srrWriteEnable_out = 1'b1; //update the result
                    register
                    nextState = STATE_IDLE;
            end
//--------POST PROCESS STATES END
            default: begin
                    //$display("Control Unit: illegal state reached!");
                    nextState = STATE_IDLE;
            end
            endcase
    end
//synchronous block
    always @(posedge clk_in) begin
        if (reset_in == 1'b1) begin //synchronous reset
                        //reset state register
            currentState = STATE_IDLE;
            //reset registers
            fpuOpCode = 4'bx;
            roundingMode= 2'bx;
            signA = 1'bx;
            signB = 1'bx;
            isZeroA = 1'bx;
            isZeroB = 1'bx;
            isInfA = 1'bx;
            isInfB = 1'bx;
            isNanA = 1'bx;
            isNanB = 1'bx;
            isDenormA = 1'bx;
            isDenormB = 1'bx;
            stickyBit = 1'b0;
            resultSign = 1'b0;
            iterationCounter = 5'd0;
```

```
950
951
952
953
954
955
956
957
958
9 5 9
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
```

    firstIterSign = 1'b0;
    ```
    firstIterSign = 1'b0;
    invalidOperationDetected= 1'b0;
    invalidOperationDetected= 1'b0;
    divisionByZeroDetected = 1'b0;
    divisionByZeroDetected = 1'b0;
    overflowDetected = 1'b0;
    overflowDetected = 1'b0;
    underflowDetected = 1'b0;
    underflowDetected = 1'b0;
    inexactDetected = 1'b0;
    inexactDetected = 1'b0;
        end else begin
        end else begin
        //update state register
        //update state register
        currentState = nextState;
        currentState = nextState;
        //update internal registers
        //update internal registers
        fpuOpCode = fpuOpCode_val;
        fpuOpCode = fpuOpCode_val;
        roundingMode= roundingMode_val;
        roundingMode= roundingMode_val;
        signA = signA_val;
        signA = signA_val;
        signB = signB_val;
        signB = signB_val;
        isZeroA = isZeroA_val;
        isZeroA = isZeroA_val;
        isZeroB = isZeroB_val;
        isZeroB = isZeroB_val;
        isInfA = isInfA_val;
        isInfA = isInfA_val;
        isInfB = isInfB_val;
        isInfB = isInfB_val;
        isNanA = isNanA_val;
        isNanA = isNanA_val;
        isNanB = isNanB_val;
        isNanB = isNanB_val;
        isDenormA = isDenormA_val;
        isDenormA = isDenormA_val;
        isDenormB = isDenormB_val;
        isDenormB = isDenormB_val;
        stickyBit = stickyBit_val;
        stickyBit = stickyBit_val;
        resultSign = resultSign_val;
        resultSign = resultSign_val;
        iterationCounter = iterationCounter_val;
        iterationCounter = iterationCounter_val;
        firstIterSign = firstIterSign_val;
        firstIterSign = firstIterSign_val;
        invalidOperationDetected= invalidOperationDetected_val;
        invalidOperationDetected= invalidOperationDetected_val;
        divisionByZeroDetected = divisionByZeroDetected_val;
        divisionByZeroDetected = divisionByZeroDetected_val;
        overflowDetected = overflowDetected_val;
        overflowDetected = overflowDetected_val;
            underflowDetected = underflowDetected_val;
            underflowDetected = underflowDetected_val;
            inexactDetected = inexactDetected_val;
            inexactDetected = inexactDetected_val;
        end
        end
        end
        end
endmodule
```

endmodule

```

Listing A.11: fpu_top.v
```

'timescale 1ns/1ps
'include "global.v"
module FPU_top(clk_in, reset_in, fpuOpCode_in, roundingMode_in,
operandA_in, operandB_in, resultReady_out, result_out,
invalidOperation_out, divisionByZero_out, overflow_out,
underflow_out, inexact_out);
// I/O PORTS
input clk_in, reset_in;
input [3:0] fpuOpCode_in;
input [1:0] roundingMode_in;
input [31:0] operandA_in, operandB_in;
output resultReady_out;
output [31:0] result_out;
//exception flags
output invalidOperation_out, divisionByZero_out, overflow_out,
underflow_out, inexact_out;

```
```

// INTERNAL REGISTERS

```
// INTERNAL REGISTERS
reg [8:0] expAluResultRegister; //9 bit
reg [8:0] expAluResultRegister; //9 bit
reg [31:0] sigAluResultRegister; //31 bit
reg [31:0] sigAluResultRegister; //31 bit
//WIRES
//WIRES
    //input control
    //input control
    wire readFPInput; //mux between integer and floating-point
    wire readFPInput; //mux between integer and floating-point
        input
        input
    wire [31:0] trueInputA;
    wire [31:0] trueInputA;
    //SVD output
    //SVD output
        //to control unit
        //to control unit
        wire signA, signB, isZeroA, isZeroB, isInfA, isInfB,
        wire signA, signB, isZeroA, isZeroB, isInfA, isInfB,
            isNanA, isNanB, isDenormA, isDenormB;
            isNanA, isNanB, isDenormA, isDenormB;
        //data
        //data
        wire [32:0] operandAExpanded, operandBExpanded;
        wire [32:0] operandAExpanded, operandBExpanded;
    //exp ALU register file
    //exp ALU register file
        //control
        //control
        wire erfWriteSelectRO, erfWriteSelectR1;
        wire erfWriteSelectRO, erfWriteSelectR1;
        wire erfWriteEnableR0, erfWriteEnableR1;
        wire erfWriteEnableR0, erfWriteEnableR1;
        wire [2:0] erfReadSelectA, erfReadSelectB;
        wire [2:0] erfReadSelectA, erfReadSelectB;
        //data
        //data
        wire [8:0] erfWriteValueR0, erfWriteValueR1; // 9 bit
        wire [8:0] erfWriteValueR0, erfWriteValueR1; // 9 bit
        wire [8:0] erfReadValueA, erfReadValueB; // 9 bit
        wire [8:0] erfReadValueA, erfReadValueB; // 9 bit
    //exp ALU connections
    //exp ALU connections
        //control
        //control
        wire expAluRegOrSigResult;
        wire expAluRegOrSigResult;
        wire [2:0] expAluOpCode;
        wire [2:0] expAluOpCode;
        wire errWriteEnable;
        wire errWriteEnable;
        //data
        //data
        wire expAluNegFlag, expAluZeroFlag;
        wire expAluNegFlag, expAluZeroFlag;
        wire [8:0] expAluOpA, expAluOpB;
        wire [8:0] expAluOpA, expAluOpB;
        wire [8:0] expAluResult;
        wire [8:0] expAluResult;
    //large ALU register file
    //large ALU register file
        //control
        //control
        wire srfWriteSelectR0, srfWriteSelectR1;
        wire srfWriteSelectR0, srfWriteSelectR1;
        wire srfWriteEnableR0, srfWriteEnableR1;
        wire srfWriteEnableR0, srfWriteEnableR1;
        wire srfShiftEnableRO;
        wire srfShiftEnableRO;
        wire [3:0] srfReadSelectA, srfReadSelectB;
        wire [3:0] srfReadSelectA, srfReadSelectB;
        //data
        //data
        wire [31:0] srfWriteValueR0, srfWriteValueR1; // 32 bit
        wire [31:0] srfWriteValueR0, srfWriteValueR1; // 32 bit
        wire [31:0] srfReadValueA, srfReadValueB; // 32 bit
        wire [31:0] srfReadValueA, srfReadValueB; // 32 bit
    //significand ALU connections
    //significand ALU connections
    // control
    // control
        wire sigAluRegOrMul, sigAluSrr, sigAluRegOrExpResult;
        wire sigAluRegOrMul, sigAluSrr, sigAluRegOrExpResult;
        wire [3:0] sigAluOpCode;
        wire [3:0] sigAluOpCode;
        wire srrWriteEnable, srrShiftEnable;
        wire srrWriteEnable, srrShiftEnable;
        //data
        //data
        wire [31:0] sigAluOpA, sigAlu0pB, sigAluOpA_tmp;
        wire [31:0] sigAluOpA, sigAlu0pB, sigAluOpA_tmp;
        wire sigAluNegFlag, sigAluZeroFlag;
        wire sigAluNegFlag, sigAluZeroFlag;
        wire [31:0] sigAluResult;
        wire [31:0] sigAluResult;
        wire srrShiftIn;
```

        wire srrShiftIn;
    ```
```

    // multiplier chain
        //control
        wire [1:0] maskAndShift0p;
        wire mulEnable;
        wire [1:0] shiftAndExtendOp;
        //data
        wire [15:0] mulInputMaskedShiftedA, mulInputMaskedShiftedB
            ;
    wire [31:0] mulResult;
    wire [31:0] mulResultShiftedExtended;
    wire stickyBitData;
    //output control
        wire outputFPResult; //mux between outputting a FP-result
        or an integer result
        wire resultSign;
    // ASSIGNMENTS
assign result_out[31:0] = (outputFPResult) ? {resultSign,
expAluResultRegister [7:0], sigAluResultRegister [29:7]} :
sigAluResultRegister
[31:0];
//mux between input exponent and exp ALU result
assign erfWriteValueRO = (erfWriteSelectRO == 1'b0) ?
expAluResult : operandAExpanded[31:24];
//mux between input exponent and exp ALU result
assign erfWriteValueR1 = (erfWriteSelectR1 == 1'b0) ?
expAluResult : operandBExpanded [31:24];
//connect small register file with the small ALU
assign expAluOpA = erfReadValueA;
assign expAluOpB = (expAluRegOrSigResult == 1'bO) ?
erfReadValueB : sigAluResultRegister [8:0];
//mux between integer input and floating-point input
assign trueInputA = (readFPInput) ? {2'b0, operandAExpanded
[23:0], 6'b0} : operandA_in[31:0];
//mux between input A and large ALU result
assign srfWriteValueRO = (srfWriteSelectRO == 1'bO) ?
sigAluResult : trueInputA;
//mux between input B and large ALU result
assign srfWriteValueR1 = (srfWriteSelectR1 == 1'b0) ?
sigAluResult : {2'b0, operandBExpanded[23:0], 6'b0};
//connect large register file with the large ALU
assign sigAluOpA_tmp = (sigAluRegOrMul) ?
mulResultShiftedExtended : srfReadValueA;
assign sigAluOpA = (sigAluSrr) ? sigAluResultRegister :
sigAluOpA_tmp;
assign sigAluOpB = (sigAluRegOrExpResult)?
expAluResultRegister : srfReadValueB;

```
```

// InSTANTIATIONS
SVDUnit svdUnitA(operandA_in, signA, isZeroA, isInfA, isNanA,
isDenormA, operandAExpanded);
SVDUnit svdUnitB(operandB_in, signB, isZeroB, isInfB, isNanB,
isDenormB, operandBExpanded);
FpuControlUnit controlUnit(.clk_in(clk_in), .reset_in(reset_in
), .fpu0pCode_in(fpuOpCode_in),
.roundingMode_in(roundingMode_in),
.signA_in(signA), .signB_in(signB), .isZeroA_in(isZeroA),
.isZeroB_in(isZeroB),
.isInfA_in(isInfA), .isInfB_in(isInfB), .isNanA_in(
isNanA), .isNanB_in(isNanB),
.isDenormA_in(isDenormA), .isDenormB_in(isDenormB),
.readFPInput_out(readFPInput),
.expAluNegFlag_in(expAluNegFlag), .expAluZeroFlag_in(
expAluZeroFlag),
.sigAluNegFlag_in(sigAluNegFlag), .sigAluZeroFlag_in(
sigAluZeroFlag),
.guardBit_in(srfReadValueA [6]), .roundBit_in(srfReadValueA
[5]), .stickyBitData_in(stickyBitData),
.erfWriteSelectRO_out(erfWriteSelectRO), .
erfWriteSelectR1_out(erfWriteSelectR1),
.erfWriteEnableRO_out(erfWriteEnableRO), .
erfWriteEnableR1_out(erfWriteEnableR1),
.erfReadSelectA_out(erfReadSelectA),
erfReadSelectB_out(erfReadSelectB),
.srfWriteSelectRO_out(srfWriteSelectRO), .
srfWriteSelectR1_out(srfWriteSelectR1),
.srfWriteEnableRO_out(srfWriteEnableRO), .
srfWriteEnableR1_out(srfWriteEnableR1),
.srfShiftEnableRO_out(srfShiftEnableRO), .
srfReadSelectA_out(srfReadSelectA),
.srfReadSelectB_out(srfReadSelectB),
.expAluRegOrSigResult_out(expAluRegOrSigResult),
. expAluOp_out(expAluOpCode),
.errWriteEnable_out(errWriteEnable),
.sigAluRegOrMul_out(sigAluRegOrMul), .sigAluSrr_out(
sigAluSrr), .sigAluRegOrExpResult_out(
sigAluRegOrExpResult),
.sigAluOp_out(sigAluOpCode),
.srrWriteEnable_out(srrWriteEnable),
.srrShiftEnable_out(srrShiftEnable),
.srrShiftIn_out(srrShiftIn),
.maskAndShiftOp_out(maskAndShiftOp),
.mulEnable_out(mulEnable),
.shiftAndExtendOp_out(shiftAndExtendOp),
. outputFPResult_out(outputFPResult),
.resultSign_out(resultSign),
.resultReady_out(resultReady_out),
.invalidOperationDetected_out(invalidOperation_out), .
divisionByZeroDetected_out(divisionByZero_out),
.overflowDetected_out(overflow_out), .
underflowDetected_out(underflow_out), .
inexactDetected_out(inexact_out)
);

```
```

    ExpRegisterFile expRegisterFile(clk_in, reset_in,
        erfWriteEnableR0, erfWriteEnableR1, erfWriteValueR0,
        erfWriteValueR1,
        erfReadSelectA, erfReadSelectB,
    erfReadValueA,
    erfReadValueB);
    ExponentALU expALU(expAluOpCode, expAluOpA, expAluOpB,
        expAluNegFlag, expAluZeroFlag, expAluResult);
    SigRegisterFile sigRegisterFile(clk_in, reset_in,
        srfWriteEnableRO, srfWriteEnableR1, srfWriteValueRO,
        srfWriteValueR1,
        srfShiftEnableRO,
    srfReadSelectA,
    srfReadSelectB,
    srfReadValueA,
    srfReadValueB);
    SignificandALU sigALU(sigAluOpCode, sigAluOpA, sigAluOpB,
        sigAluNegFlag, sigAluZeroFlag, sigAluResult);
    //MULTIPLIER CHAIN
    MaskAndShift maskAndShift(maskAndShiftOp, operandAExpanded
        [23:0], operandBExpanded [23:0],
                                    mulInputMaskedShiftedA,
                                    mulInputMaskedShiftedB);
    ExternalMul16x16 externalMul(clk_in, reset_in, mulEnable,
        mulInputMaskedShiftedA,
        mulInputMaskedShiftedB, mulResult
            );
    ShiftAndExtend shiftAndExtend(shiftAndExtendOp, mulResult,
        mulResultShiftedExtended, stickyBitData);
    // SYNCHRONOUS BLOCK - <TODO: replace with register modules?>
always @(posedge clk_in) begin
if (reset_in) begin
expAluResultRegister = 0;
sigAluResultRegister = 0;
end else begin
//update exponent result register
if (errWriteEnable) expAluResultRegister =
expAluResult;
//update significand result register
if (srrShiftEnable)
sigAluResultRegister = {sigAluResultRegister
[30:0], srrShiftIn}; //shift a bit into SRR
else begin
if (srrWriteEnable) sigAluResultRegister =
sigAluResult; //write ALU result into SRR
end
end
end

```

\section*{A. 2 Example Testbench Generation}

The following C-program outputs a set of text-files with \(n\) lines, each line contains two input values and the result of these operations. To make sure all combinations of input signs and rounding modes are tested, the program will generate various combinations of these. Similar programs have been written for the other floatingpoint operations as well.

Listing A.12: fpmul.cpp
```

\#include <fenv.h>
\#include <float.h>
\#include <stdio.h>
\#include <string.h>
\#include <stdlib.h>
int main(int argc, char** argv)
{
FILE* file;
int testVectorCount = 1;
char *files[4] = {"mul-vectors-p-p.txt", "mul-vectors-p-n.txt", "mul
-vectors-n-p.txt", "mul-vectors-n-n.txt"};
char *folders[4] = {"nearest/", "pinf/", "ninf/", "trunc/"};
int roundingModes[4] = {FE_TONEAREST, FE_UPWARD, FE_DOWNWARD,
FE_TOWARDZERO};
if (argc>1) testVectorCount = atoi(argv[1]);
float a, b, c;
char buf[80];
for (int r=0; r<4; r++)
{
fesetround(roundingModes[r]);
for (int s=0; s<4; s++)
{
strcpy(buf, folders[r]);
strcat(buf, files[s]);
file = fopen(buf, "w");
if (file == NULL)
{
printf("Unable\sqcupto\sqcupcreate/open\sqcupoutput\sqcupfile:\sqcup%s\n", files[s]);
return -1;
}
//base input
switch (s)
{
case (0)://p-p
a = 4.3f;

```
```

            b = 7.8f;
        break;
        case (1)://p-n
                a = 4.3f;
        b = -7.8f;
        break;
        case (2)://n-p
                a = -4.3f;
    b = 7.8f;
    break;
        case (3)://n-n
        a = -4.3f;
        b = -7.8f;
        break;
    }
    for (int tv=0; tv<testVectorCount; tv++)
    {
    c = a * b;
    fprintf(file, "%x\t", reinterpret_cast<int&>(a));
    fprintf(file, "%x\t", reinterpret_cast<int&>(b));
    fprintf(file, "%x\n", reinterpret_cast<int&>(c));
    //update input
    switch (s)
    {
    case (0)://p-p
    a = 1.0073627f * a + 0.9812f;
    b = 1.005434f * b + 0.542f;
    break;
        case (1)://p-n
            a = 1.0073627f * a + 0.9812f;
            b = 1.005434f * b - 0.542f;
            break;
        case (2)://n-p
            a = 1.0073627f * a - 0.9812f;
            b = 1.005434f * b + 0.542f;
            break;
        case (3)://n-n
            a = 1.0073627f * a - 0.9812f;
            b = 1.005434f * b - 0.542f;
            break;
        }
        }
        fclose(file);
        }
    }
    return 0;
    }

```

The resulting test-vector files can be used to test the design, by utilizing an automated testbench. An example of such a testbench is given below.

Listing A.13: fpu_top_tb.v
```

'timescale 1ns/1ps
'include "../global.v"
module FPU_top_tb();
reg clk, reset;
reg [3:0] opCode;
reg [1:0] roundingMode;
reg [31:0] A;
reg [31:0] B;
reg [31:0] ER; //expected result
wire resultReady;
wire [31:0] result;
wire invalidOperation, divisionByZero, overflow, underflow,
inexact;
integer file;
integer mulVectorCount = 100;
integer addVectorCount = 100;
integer subVectorCount = 100;
integer divVectorCount = 200;
//instantiate DUT
FPU_top DUT(clk, reset, opCode, roundingMode, A, B, resultReady,
result,
invalidOperation, divisionByZero, overflow, underflow,
inexact);
//clock
parameter HCP = 10;
initial forever begin
\#HCP clk = ~clk;
end
initial begin
clk = 1'b0;
reset = 1'b1;
\$display("--------------- Mul的automated
---------------");
opCode = 'FPU_INSTR_MUL;
\$display("Round\sqcuptowards\sqcupzero");
roundingMode = 'ROUNDING_MODE_TRUNCATE;
file = \$fopen("test/mul/trunc/mul-vectors-p-p.txt", "r");
runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/trunc/mul-vectors-p-n.txt", "r");
runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/trunc/mul-vectors-n-p.txt", "r");
runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/trunc/mul-vectors-n-n.txt", "r");
runSingleFile(file, mulVectorCount);
\$display("Roundьtowards\sqcup+Inf");
roundingMode = 'ROUNDING_MODE_POS_INF;
file = \$fopen("test/mul/pinf/mul-vectors-p-p.txt", "r");
runSingleFile(file, mulVectorCount);

```
```

    file = $fopen("test/mul/pinf/mul-vectors-p-n.txt", "r");
        runSingleFile(file, mulVectorCount);
    file = $fopen("test/mul/pinf/mul-vectors-n-p.txt", "r");
        runSingleFile(file, mulVectorCount);
    file = $fopen("test/mul/pinf/mul-vectors-n-n.txt", "r");
        runSingleFile(file, mulVectorCount);
    \$display("Round"towardsu-Inf");
roundingMode = 'ROUNDING_MODE_NEG_INF;
file = \$fopen("test/mul/ninf/mul-vectors-p-p.txt", "r");
runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/ninf/mul-vectors-p-n.txt", "r");
runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/ninf/mul-vectors-n-p.txt", "r");
runSingleFile(file, mulVectorCount);
file = $fopen("test/mul/ninf/mul-vectors-n-n.txt", "r");
        runSingleFile(file, mulVectorCount);
/*$display("Round towards nearest event");
roundingMode = 'ROUNDING_MODE_NEAREST_EVEN;
file = \$fopen("test/mul/nearest/mul-vectors-p-p.txt", "r")
; runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/nearest/mul-vectors-p-n.txt", "r")
; runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/nearest/mul-vectors-n-p.txt", "r")
; runSingleFile(file, mulVectorCount);
file = \$fopen("test/mul/nearest/mul-vectors-n-n.txt", "r")
; runSingleFile(file, mulVectorCount);*/
\$display("---------------- -- Add/Sub
----------------" );
\$display("Add:");
opCode = 'FPU_INSTR_ADD;
\$display("Round\sqcuptowards\sqcupzero");
roundingMode = 'ROUNDING_MODE_TRUNCATE;
file = \$fopen("test/add/trunc/add-vectors-p-p.txt", "r
"); runSingleFile(file, addVectorCount);
file = \$fopen("test/add/trunc/add-vectors-p-n.txt", "r
"); runSingleFile(file, addVectorCount);
file = \$fopen("test/add/trunc/add-vectors-n-p.txt", "r
"); runSingleFile(file, addVectorCount);
file = \$fopen("test/add/trunc/add-vectors-n-n.txt", "r
"); runSingleFile(file, addVectorCount);
\$display("Roundபtowardsப+Inf");
roundingMode = 'ROUNDING_MODE_POS_INF;
file = \$fopen("test/add/pinf/add-vectors-p-p.txt", "r"
); runSingleFile(file, addVectorCount);
file = \$fopen("test/add/pinf/add-vectors-p-n.txt", "r"
); runSingleFile(file, addVectorCount);
file = \$fopen("test/add/pinf/add-vectors-n-p.txt", "r"
); runSingleFile(file, addVectorCount);
file = \$fopen("test/add/pinf/add-vectors-n-n.txt", "r"
); runSingleFile(file, addVectorCount);
\$display("Round\sqcuptowardsu-Inf");
roundingMode = 'ROUNDING_MODE_NEG_INF;
file = \$fopen("test/add/ninf/add-vectors-p-p.txt", "r"
); runSingleFile(file, addVectorCount);

```
```

        file = $fopen("test/add/ninf/add-vectors-p-n.txt", "r"
        ); runSingleFile(file, addVectorCount);
        file = $fopen("test/add/ninf/add-vectors-n-p.txt", "r"
            ); runSingleFile(file, addVectorCount);
        file = $fopen("test/add/ninf/add-vectors-n-n.txt", "r"
            ); runSingleFile(file, addVectorCount);
    /*$display("Round towards nearest even");
    roundingMode = 'ROUNDING_MODE_NEAREST_EVEN;
        file = $fopen("test/add/nearest/add-vectors-p-p.txt",
            "r"); runSingleFile(file, addVectorCount);
            file = $fopen("test/add/nearest/add-vectors-p-n.txt",
            "r"); runSingleFile(file, addVectorCount);
            file = $fopen("test/add/nearest/add-vectors-n-p.txt",
            "r"); runSingleFile(file, addVectorCount);
            file = $fopen("test/add/nearest/add-vectors-n-n.txt",
            "r"); runSingleFile(file, addVectorCount);
    */
    \$display("----------------");
\$display("Sub:");
opCode = 'FPU_INSTR_SUB;
\$display("Round\sqcuptowardsuzero");
roundingMode = 'ROUNDING_MODE_TRUNCATE;
file = \$fopen("test/sub/trunc/sub-vectors-p-p.txt", "r
"); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/trunc/sub-vectors-p-n.txt", "r
"); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/trunc/sub-vectors-n-p.txt", "r
"); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/trunc/sub-vectors-n-n.txt", "r
"); runSingleFile(file, subVectorCount);
\$display("Round\sqcuptowardsu+Inf");
roundingMode = 'ROUNDING_MODE_POS_INF;
file = \$fopen("test/sub/pinf/sub-vectors-p-p.txt", "r"
); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/pinf/sub-vectors-p-n.txt", "r"
runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/pinf/sub-vectors-n-p.txt", "r"
); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/pinf/sub-vectors-n-n.txt", "r"
); runSingleFile(file, subVectorCount);
\$display("Roundபtowardsu-Inf");
roundingMode = 'ROUNDING_MODE_NEG_INF;
file = \$fopen("test/sub/ninf/sub-vectors-p-p.txt", "r"
); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/ninf/sub-vectors-p-n.txt", "r"
); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/ninf/sub-vectors-n-p.txt", "r"
); runSingleFile(file, subVectorCount);
file = $fopen("test/sub/ninf/sub-vectors-n-n.txt", "r"
            ); runSingleFile(file, subVectorCount);
    /*$display("Round towards nearest event");
roundingMode = 'ROUNDING_MODE_NEAREST_EVEN;
file = \$fopen("test/sub/nearest/sub-vectors-p-p.txt",
"r"); runSingleFile(file, subVectorCount);
file = \$fopen("test/sub/nearest/sub-vectors-p-n.txt",
"r"); runSingleFile(file, subVectorCount);

```
```

        file = $fopen("test/sub/nearest/sub-vectors-n-p.txt",
            "r"); runSingleFile(file, subVectorCount);
        file = $fopen("test/sub/nearest/sub-vectors-n-n.txt",
            "r"); runSingleFile(file, subVectorCount);
    ```
        */

        ---------------");
    opCode = 'FPU_INSTR_DIV;
    \$display("Round \(\mathrm{t}_{\text {towards }}^{\mathrm{R}} \mathrm{zero")} \mathrm{)}\)
    roundingMode \(=\) 'ROUNDING_MODE_TRUNCATE;
        file = \$fopen("test/div/trunc/div-vectors-p-p.txt", "r");
            runSingleFile(file, 1);
        file = \$fopen("test/div/trunc/div-vectors-p-n.txt", "r");
            runSingleFile(file, divVectorCount);
        file = \$fopen("test/div/trunc/div-vectors-n-p.txt", "r");
            runSingleFile(file, divVectorCount);
        file = \$fopen("test/div/trunc/div-vectors-n-n.txt", "r");
            runSingleFile(file, divVectorCount);
    /*\$display("Round towards +Inf");
        roundingMode \(=\) 'ROUNDING_MODE_POS_INF;
        file = \$fopen("test/div/pinf/div-vectors-p-p.txt", "r
            ") ; runSingleFile(file, divVectorCount);
        file = \$fopen("test/div/pinf/div-vectors-p-n.txt", "r
            ") ; runSinglefile(file, divVectorCount);
        file = \$fopen("test/div/pinf/div-vectors-n-p.txt", "r
            ") ; runSingleFile(file, divVectorCount);
        file = \$fopen("test/div/pinf/div-vectors-n-n.txt", "r
            ") ; runSingleFile(file, divVectorCount);
    \$display("Round towards -Inf");
    roundingMode = 'ROUNDING_MODE_NEG_INF;
        file = \$fopen("test/div/ninf/div-vectors-p-p.txt", "r
            ") ; runSingleFile(file, divVectorCount);
        file = \$fopen("test/div/ninf/div-vectors-p-n.txt", "r
            ") ; runSingleFile(file, divVectorCount);
        file = \$fopen("test/div/ninf/div-vectors-n-p.txt", "r
            ") ; runSingleFile(file, divVectorCount);
        file = \$fopen("test/div/ninf/div-vectors-n-n.txt", "r
            ") ; runSingleFile(file, divVectorCount); */
    /*\$display ("Round towards nearest event");
    roundingMode = 'ROUNDING_MODE_NEAREST_EVEN;
        file = \$fopen("test/div/nearest/div-vectors-p-p.txt",
            "r") ; runSingleFile(file, subVectorCount);
        file = \$fopen("test/div/nearest/div-vectors-p-n.txt",
            "r") ; runSingleFile(file, subVectorCount);
        file = \$fopen("test/div/nearest/div-vectors-n-p.txt",
            "r") ; runSingleFile(file, subVectorCount);
        file = \$fopen("test/div/nearest/div-vectors-n-n.txt",
            "r") ; runSingleFile(file, subVectorCount);
        */
    \$display("---------------" \()\);
    \#20
    \$finish;
end
```

task runSingleFile;
input integer file;
input integer vectorCount;
integer status, cnt, errorCount;
begin
cnt = 0;
errorCount = 0;
while (cnt < vectorCount) begin
status = \$fscanf(file, "%x\t%x\t%x\n", A[31:0], B[31:0],
ER[31:0]);
\#(2*HCP) reset = 1'b0;
@(posedge resultReady) \#1;
if (ER !== result) begin
\$display("Vector\sqcup%d:uWronguresult!", cnt);
\$display("A:பப%b\t%x\t%b\n", A[31], A[30:23], A[22:0])
;
\$display("B:பப%b\t%x\t%b\n", B[31], B[30:23], B[22:0])
;
\$display("ER:\sqcup%%\t%x\t%b\n", ER[31], ER[30:23], ER
[22:0]);
$display("R:பப%b\t%x\t%b\n", result[31], result
                    [30:23], result[22:0]);
                    errorCount = errorCount + 1;
            end else begin
                    /*$display("Vector %d: Correct result", cnt);
\$display("A: %b\t%x\t%b\n", A[31], A[30:23], A[22:0])
\$display("B: %b\t%x\t%b\n", B[31], B[30:23], B[22:0])
;
\$display("ER: %b\t%x\t%b\n", ER[31], ER[30:23], ER
[22:0]);
\$display("R: %b\t%x\t%b\n", result[31], result
[30:23], result[22:0]);*/
end
reset = 1'b1;
cnt = cnt + 1;
end
\$display("Finished, \sqcup% d\sqcupvectors\sqcupsimulated, \sqcup%%d\sqcuperror(s)", cnt,
errorCount);
\$fclose(file);
end
endtask
endmodule

```
```

