Exploring Instruction Cache Analysis - On Arm
Master thesis
Permanent lenke
http://hdl.handle.net/11250/2352587Utgivelsesdato
2014Metadata
Vis full innførselSamlinger
Sammendrag
This thesis explores the challenges of implementing an instruction cache side-channel attack on an ARM platform. The information leakage through the instruction cache is formally discussed using information theoretic metrics. A successful Prime+Probe instruction cache side-channel attack against RSA is presented, recovering 967/1024 secret key bits by observing a single decryption using a synchronous spy process. Furthermore, an unsuccessful attempt is made at decoupling the spy from the victim. Finally, the current state of countermeasures against soft ware based cache side-channel attacks are summarised.