The increased complexity and low-power requirements of integrated circuit design demands reliable and accurate power estimations in the RTL phase, for effective design tradeoffs early in the design phase. This thesis ...