Blar i Institutt for elektroniske systemer på forfatter "Hansen, Sindre"
-
Self Reconfiguration of Clock Networks on FPGA: Methodology for partial reconfiguration of synchronous modules at run-time
Hansen, Sindre (Master thesis, 2011)In this thesis, methodology for partial self-reconfiguration of synchronous modules has been developed. A simple software-based scheduler has been built for scheduling synchronous modules on the FPGA. The motivation behind ...