Vee, Bjørn Thomas Søreng (Master thesis, 2014)
This paper discuss the conversion of a simple 16-bit synchronous RISC based processor into asynchronous logic. The most important targets were the simplicity of the conversion, to see how the tools reacted to asynchronous ...