• norsk
    • English
  • norsk 
    • norsk
    • English
  • Logg inn
Vis innførsel 
  •   Hjem
  • Øvrige samlinger
  • Publikasjoner fra CRIStin - NTNU
  • Vis innførsel
  •   Hjem
  • Øvrige samlinger
  • Publikasjoner fra CRIStin - NTNU
  • Vis innførsel
JavaScript is disabled for your browser. Some features of this site may not work without it.

A Power Efficient, High Gain and High Input Impedance Capacitively-coupled Neural Amplifier

Habibzadeh Tonekabony Shad, Erwin; Moeinfard, Tania; Molinas Cabrera, Maria Marta; Ytterdal, Trond
Chapter
Accepted version
Thumbnail
Åpne
Habibzadeh Tonekabony Shad (1.496Mb)
Permanent lenke
https://hdl.handle.net/11250/2724689
Utgivelsesdato
2020
Metadata
Vis full innførsel
Samlinger
  • Institutt for elektroniske systemer [1555]
  • Institutt for teknisk kybernetikk [2251]
  • Publikasjoner fra CRIStin - NTNU [21000]
Originalversjon
10.1109/NorCAS51424.2020.9265135
Sammendrag
In this article, a capacitively-coupled neural amplifier based on a new high gain low-noise amplifier is proposed. By utilizing a cross-coupled structure, the open-loop gain of the amplifier is boosted. This modification leads to higher closed-loop gain of the amplifier only with one-stage and reduces the gain error. Besides, the input impedance of the amplifier is boosted by a factor of 100 at 100 Hz using a power-efficient technique. A detail analysis to model the high frequency behaviour of input impedance boosting technique is carried out to show and formulate a limitation. The amplifier is designed and simulated in a commercially available 0.18 μm CMOS technology. The Bandwidth of the amplifier is from 0.5 to 10 kHz and the midband gain is 52 dB. The total input-referred noise is 3.26 μV rms in the bandwidth. The noise and power efficiency factor of proposed amplifier is 1.4 and 1.7, respectively. The superior performance of the amplifier is achieved by increasing the input capacitor value and exploiting noise efficient amplifier. Furthermore, to show the robustness of the proposed structure, a Monte Carlo simulation is carried out for process variation and mismatch. The mean value of the input impedance and CMRR are 10.5 GΩ and 90 dB, respectively. Finally, the total area consumption without pads is 0.03 mm 2 .
Utgiver
Institute of Electrical and Electronics Engineers (IEEE)

Kontakt oss | Gi tilbakemelding

Personvernerklæring
DSpace software copyright © 2002-2019  DuraSpace

Levert av  Unit
 

 

Bla i

Hele arkivetDelarkiv og samlingerUtgivelsesdatoForfattereTitlerEmneordDokumenttyperTidsskrifterDenne samlingenUtgivelsesdatoForfattereTitlerEmneordDokumenttyperTidsskrifter

Min side

Logg inn

Statistikk

Besøksstatistikk

Kontakt oss | Gi tilbakemelding

Personvernerklæring
DSpace software copyright © 2002-2019  DuraSpace

Levert av  Unit