dc.contributor.author | Giannakis, Andreas | |
dc.contributor.author | Peftitsis, Dimosthenis | |
dc.date.accessioned | 2022-09-19T14:10:56Z | |
dc.date.available | 2022-09-19T14:10:56Z | |
dc.date.created | 2021-03-26T14:27:46Z | |
dc.date.issued | 2021 | |
dc.identifier.citation | IEEE Open Journal of Power Electronics (OJPE). 2021, 2 277-289. | en_US |
dc.identifier.issn | 2644-1314 | |
dc.identifier.uri | https://hdl.handle.net/11250/3018982 | |
dc.description.abstract | This paper presents a design and performance evaluation of three different overvoltage suppression circuits employed in a solid-state circuit breaker for medium- to high-power and low- to medium-voltage DC grids. The evaluated criteria are the requirements for passive components, as well as the breaker performance in terms of peak switch overvoltage, peak short-circuit current, fault clearance time and rate of voltage rise during the fault clearing process. Additionally, the impact of the stray inductance in the solid-state breaker design on the anticipated overvoltage is also investigated. Design and operating limitations of each configuration from an application perspective are also discussed. From simulations of a 1.8 kV and 500 A breaker for high-power medium-voltage DC applications it is shown that the most effective overvoltage suppression is achieved by means of using a metal-oxide varistor and a snubber capacitor connected in parallel with the main switch at a cost of high fault current. A medium-power solid-state DC breaker prototype rated at 1.5 kV and 50 A was also designed and constructed. The experimental results reveal that using only a metal-oxide varistor can be sufficient when the breaker employs high-voltage discrete semiconductors with long current falling time and is used in medium-power medium-voltage grids. | en_US |
dc.language.iso | eng | en_US |
dc.publisher | IEEE | en_US |
dc.rights | Navngivelse 4.0 Internasjonal | * |
dc.rights.uri | http://creativecommons.org/licenses/by/4.0/deed.no | * |
dc.title | Performance Evaluation and Limitations of Overvoltage Suppression Circuits for Low- and Medium-Voltage DC Solid-State Breakers | en_US |
dc.title.alternative | Performance Evaluation and Limitations of Overvoltage Suppression Circuits for Low- and Medium-Voltage DC Solid-State Breakers | en_US |
dc.type | Peer reviewed | en_US |
dc.type | Journal article | en_US |
dc.description.version | publishedVersion | en_US |
dc.source.pagenumber | 277-289 | en_US |
dc.source.volume | 2 | en_US |
dc.source.journal | IEEE Open Journal of Power Electronics (OJPE) | en_US |
dc.identifier.doi | 10.1109/OJPEL.2021.3068531 | |
dc.identifier.cristin | 1901359 | |
cristin.ispublished | true | |
cristin.fulltext | original | |
cristin.qualitycode | 1 | |