Vis enkel innførsel

dc.contributor.authorGöthner, Fredrik T. B. W.
dc.contributor.authorSpro, Ole Christian
dc.contributor.authorHernes, Magnar
dc.contributor.authorPeftitsis, Dimosthenis
dc.date.accessioned2019-02-25T08:35:12Z
dc.date.available2019-02-25T08:35:12Z
dc.date.created2018-12-04T09:47:07Z
dc.date.issued2018
dc.identifier.isbn978-9-0758-1528-3
dc.identifier.urihttp://hdl.handle.net/11250/2587123
dc.description.abstractThis paper investigates the power cycling methodology for reliability testing of SiC metal-oxide-semiconductor field-effect transistors (MOSFETs). Dedicated test benches were designed and built to study this issue. The results indicate that power cycling of SiC MOSFETs is affected by threshold voltage instability. A proposal for reducing the influence of the latter is also given. This is done by adding an additional gate pulse to the device under test, in order to achieve an average bias of zero during one cycle of the power cycling experiment.nb_NO
dc.language.isoengnb_NO
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)nb_NO
dc.relation.ispartof20th European Conference on Power Electronics and Applications 2018
dc.titleChallenges of SiC MOSFET Power Cycling Methodologynb_NO
dc.typeChapternb_NO
dc.description.versionsubmittedVersionnb_NO
dc.identifier.cristin1638774
dc.description.localcode© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.nb_NO
cristin.unitcode194,63,20,0
cristin.unitnameInstitutt for elkraftteknikk
cristin.ispublishedtrue
cristin.fulltextpreprint
cristin.qualitycode1


Tilhørende fil(er)

Thumbnail

Denne innførselen finnes i følgende samling(er)

Vis enkel innførsel