• SystemVerilog Interfaces Interfaces In Synthesizeble Designs 

      Martey, Andrew Glover (Master thesis, 2023)
      Abstract Despite the introduction of IEEE 1800-2017, a language standard for hardware description and verification that aims to improve on IEEE Standard 1364-2005, tool support for some useful features of the hardware ...