Vis enkel innførsel

dc.contributor.advisorLarsen, Bjørn B.
dc.contributor.advisorBirkeland, Roger
dc.contributor.advisorGjersvik, Amund
dc.contributor.authorRønning, Per Arne
dc.date.accessioned2016-09-22T14:01:05Z
dc.date.available2016-09-22T14:01:05Z
dc.date.created2016-06-15
dc.date.issued2016
dc.identifierntnudaim:15356
dc.identifier.urihttp://hdl.handle.net/11250/2409941
dc.description.abstractIn this paper, we will take a closer look at the possibility of compressing images to the JPEG 2000 standard using an FPGA's hardware architecture. This FPGA will be put into a satellite, which is going to orbit the earth in a low earth orbit, so there are considerations to take because of this. The implementation was done in VHDL, and the created modules were simulated using test benches. The simulations were mainly of a created input from the camera. It was run through the module, and the output was analyzed. These simulations point in the direction that the modules work as intended, but there is still further work that needs to be done, in order for the complete system to be implemented in a physical FPGA and launched into space.
dc.languageeng
dc.publisherNTNU
dc.subjectElektronikk (2årig), Design av digitale systemer
dc.titleA study of hardware compression of images
dc.typeMaster thesis
dc.source.pagenumber61


Tilhørende fil(er)

Thumbnail
Thumbnail
Thumbnail

Denne innførselen finnes i følgende samling(er)

Vis enkel innførsel