• norsk
    • English
  • English 
    • norsk
    • English
  • Login
View Item 
  •   Home
  • Fakultet for informasjonsteknologi og elektroteknikk (IE)
  • Institutt for elektroniske systemer
  • View Item
  •   Home
  • Fakultet for informasjonsteknologi og elektroteknikk (IE)
  • Institutt for elektroniske systemer
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Design of low-power consumption adder: High speed and short delay

Zhou, Qingrui
Master thesis
View/Open
629246_ATTACHMENT01.zip (Locked)
629246_COVER01.pdf (Locked)
629246_FULLTEXT01.pdf (Locked)
URI
http://hdl.handle.net/11250/2370716
Date
2013
Metadata
Show full item record
Collections
  • Institutt for elektroniske systemer [1865]
Abstract
The mission will provide a good explanation of ultra-low and high-speed adder. It started with a brief introduction of simple adder. The assignment will provide an introduction of key performance of the ultra-low and high-speed adder. Some more good circuit designs have been proposed and detail reasons of why they are good are also provided, in addition the spice simulations proved also theoretical extrapolation in a good level. More new algorithm is introduced and can be very interested to use in further research. Further work has considered the opportunity to finish.
Publisher
Institutt for elektronikk og telekommunikasjon

Contact Us | Send Feedback

Privacy policy
DSpace software copyright © 2002-2019  DuraSpace

Service from  Unit
 

 

Browse

ArchiveCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsDocument TypesJournalsThis CollectionBy Issue DateAuthorsTitlesSubjectsDocument TypesJournals

My Account

Login

Statistics

View Usage Statistics

Contact Us | Send Feedback

Privacy policy
DSpace software copyright © 2002-2019  DuraSpace

Service from  Unit