Vis enkel innførsel

dc.contributor.authorSingh, Tajeshwarnb_NO
dc.date.accessioned2014-12-19T13:42:48Z
dc.date.accessioned2015-12-22T11:40:04Z
dc.date.available2014-12-19T13:42:48Z
dc.date.available2015-12-22T11:40:04Z
dc.date.created2009-12-30nb_NO
dc.date.issued2009nb_NO
dc.identifier292747nb_NO
dc.identifier.isbn978-82-471-1687-6 (printed ver.)nb_NO
dc.identifier.isbn978-82-471-1689-0 (electronic ver.)
dc.identifier.urihttp://hdl.handle.net/11250/2368870
dc.description.abstractThis thesis focuses on simple capacitive measurement techniques suitable for integration in CMOS technologies. The main motivation being: to realize simple frontends for capacitive sensors and microsystems for integration in high-density sensing applications, for example, in arrays of sensors for highresolution ultrasound imaging. In addition, there are many applications where a high accuracy in sensing is not essential; in such cases, a simple interface circuit can not only save the design time, but may also offer area and power advantages over the more complex circuits. Therefore, one of the main aims in this research has been to realize simple circuit topologies that may benefit such applications. Two different kinds of sensing circuits form the highlight of this thesis. The first interface circuit is the realization of a current-mode approach that has the main advantage of being able to produce a fully-differential output also from a single-ended sensor by using just a fixed reference capacitor. The circuit, prototyped in a commercial 0.8-µm CMOS process, was estimated capable of achieving an accuracy of around 0.2% relative to full-scale which may be sufficient in many applications. In the second prototype, the feedback biasing technique is rediscovered for nanoscale CMOS technologies. It is shown that some of the classic limitations imposed by the use of feedback biasing in CMOS circuits are removed in nanoscale technologies, and when using MOSFET as feedback resistor; it is possible to realize extremely compact amplifiers. Such feedback-biased cascaded CS amplifiers, designed in a commercially available CMOS technology, achieved a voltage gain of 28 dB, an output noise power spectral density of 0.11 (µV )2/Hz at center-frequency, and a total harmonic distortion of —30 dB at full-scale output. These specifications are acceptable for application of such amplifiers as CMUT frontends. By using subthreshold MOSFETs as feedback resistors, extremely compact amplifiers (measruring just 20 µm x 10µm) were obtained. However, by using the MOSFET feedback resistor, the linearity of the amplifier is affected by the non-linearity in the resistance of the MOSFET. A simple remedy is proposed that recovers a large part of the linearity degradation by sacrificing slightly on the input resistance. The linearity improvement was observed to be more than 100% in the best case. The area overhead due to the additional device is very smallnb_NO
dc.languageengnb_NO
dc.publisherNorges teknisk-naturvitenskapelige universitet, Fakultet for informasjonsteknologi, matematikk og elektroteknikk, Institutt for elektronikk og telekommunikasjonnb_NO
dc.relation.ispartofseriesDoktoravhandlinger ved NTNU, 1503-8181; 2009:149nb_NO
dc.relation.haspartSingh, Tajeshwar; Ytterdal, Trond. A single-ended to differential capacitive sensor interface circuit designed in CMOS technology. In proceedings of:The 2004 International Symposium on Circuits and Systems: 948-951, 2004. <a href='http://dx.doi.org/10.1109/ISCAS.2004.1328353'>10.1109/ISCAS.2004.1328353</a>.nb_NO
dc.relation.haspartSingh, Tajeshwar; Sæther, Trond; Ytterdal, Trond. A linear capacitive sensor interface circuit with single ended to differential output capability. In proceedings of:The NORCHIP Conference 2004.: 32-35, 2004. <a href='http://dx.doi.org/10.1109/NORCHP.2004.1423815'>10.1109/NORCHP.2004.1423815</a>.
dc.relation.haspartSingh, Tajeshwar; Sæther, Trond; Ytterdal, Trond. Current-Mode Capacitive Sensor Interface Circuit With Single-Ended to Differential Output Capability. . 58(11): 3914-3920, 2009. <a href='http://dx.doi.org/10.1109/TIM.2009.2021241'>10.1109/TIM.2009.2021241</a>.
dc.relation.haspartSingh, Tajeshwar; Sæther, Trond; Ytterdal, Trond. Feedback Biasing in Nanoscale CMOS Technologies. IEEE TRANSACTIONS ON CIRCUITS & SYSTEMS. II, EXPRESS BRIEFS. (ISSN 1549-7747). 56(5): 349-353, 2009. <a href='http://dx.doi.org/10.1109/TCSII.2009.2019162'>10.1109/TCSII.2009.2019162</a>.
dc.titleCapacitive Sensor Interface Circuitsnb_NO
dc.typeDoctoral thesisnb_NO
dc.contributor.departmentNorges teknisk-naturvitenskapelige universitet, Fakultet for informasjonsteknologi, matematikk og elektroteknikk, Institutt for elektronikk og telekommunikasjonnb_NO
dc.description.degreePhD i elektronteknikknb_NO
dc.description.degreePhD in Electrical Engineering


Tilhørende fil(er)

Thumbnail

Denne innførselen finnes i følgende samling(er)

Vis enkel innførsel