# Sindre Amdal Stephansen

# The Challenges of porting Inferno to RISC-V

Master's thesis in Computer Science Supervisor: Michael Engel August 2021



## Sindre Amdal Stephansen

# The Challenges of porting Inferno to RISC-V

Master's thesis in Computer Science Supervisor: Michael Engel August 2021

Norwegian University of Science and Technology Faculty of Information Technology and Electrical Engineering Department of Computer Science



# Contents

1	Intr	roduction	4
<b>2</b>	Bac	kground	4
	2.1	Plan9	4
	2.2	Inferno	5
	2.3	RISC-V	5
		2.3.1 ISA extensions	5
		2.3.2 Privilege levels	6
		2.3.3 CSR - Control and Status Register	6
		2.3.4 SBI - RISC-V Supervisor Binary Interface	6
		2.3.5 Traps	7
3	Imp	plementation	7
	3.1	RISC-V compiler	7
	3.2	Architecture-specific code structure	8
	3.3	Choosing a platform	9
	3.4	Platform-specific code structure	9
		3.4.1 Header files	9
		3.4.2 Functions	10
		3.4.3 The configuration file	11
		3.4.4 The mkfile	12
	3.5	OpenSBI	12
	3.6	Address space	12
	3.7	Using CSRs	12
	3.8	Handling traps	14
		3.8.1 Listener interface	14
	3.9	Clock and timers	14
		3.9.1 Timers in RISC-V	14
		3.9.2 Timers in Inferno	15
		3.9.3 Implementing the interface	15
	3.10	UART	15
	3.11	VIRTIO	16
		3.11.1 The VIRTIO communication protocol	16
			17
			18
			18
		3.11.5 Block device	18
	3.12		19
	3.13	Initializing the system	20
		9 •	20
			22
			24
		•	25
			25
			25
		•	26
			27

4	Roadblocks	<b>27</b>
	4.1 Debugging	27
	4.2 Lack of documentation	28
	4.3 Floating-point problems	29
	4.4 Random crashes	30
	4.5 The timer bug	30
5	Conclusion	31
6	Future work	32
7	Acknowledgments	32
8	Bibliography	33
$\mathbf{A}$	ppendices	35
A	/os/virtriscv/virtriscv	36
В	/os/virtriscv/mkfile	39
$\mathbf{C}$	/os/virtriscv/main.c	41
D	/os/virtriscv/sdvirtblk.c	44
${f E}$	/libinterp/comp-riscv.c	47

#### Abstract

The RISC-V processor architecture is rapidly rising in popularity, and there will probably be an explosion of smaller RISC-V computers in the coming years, as sensors, in appliances, and more. Because these kinds of computers do not always have the resources to run an operating system like Linux, the Inferno operating system is an alternative, which, with its networked and distributed nature, could be a perfect match for these kinds of systems.

In this thesis I begin to port Inferno to RISC-V, and identify the challenges of both porting and using the operating system.

The first major challenge was to get the system to a stage where it could boot and handle simple input and output. The second challenge was to make the system more usable by implementing drivers. The last challenge was to implement a Just-in-time compiler, to make the system more responsive.

While not fully usable yet, I have made significant progress in porting Inferno. The operating system boots and launches an interactive shell, in which the user can execute commands. It can output to both a serial port and a screen. I have implemented a Just-In-Time compiler, but there are some bugs which cause complicated programs to crash.

This forms the foundation from which a port of Inferno to real hardware can be built.

#### Sammendrag

Prosessorarkitekturen RISC-V blir stadig mer populær, og det vil sannsynligvis bli en eksplosjon av små RISC-V maskiner de neste årene, som sensorer, i hvitevarer, og mer. Siden disse typene datamaskiner ikke alltid har ressursene til å kjøre operativsystemer som f.eks. Linux er operativsystemet Inferno et alternativ. Infernos distribuerte og nettverksorienterte design kan passe utmerket for disse typene systemer.

I denne oppgaven begynner jeg på å tilpasse Inferno til å kjøre på RISC-V, og identifiserer utfordringene med å tilpasse og bruke operativsystemet.

Den første store utfordringen var å få systemet til et punkt der det kunne starte opp og håndtere enkel kommunikasjon, i form av tekst. Den andre utfordringen var å gjøre systemet brukbart ved å implementere enhetsdrivere. Den siste utfordringen var å implementere en Just-in-Time kompilator, for å gjøre systemet mer responsivt.

Selv om operativsystemet ikke er helt brukbart ennå har jeg gjort store framskritt. Operativsystemet starter opp og viser en kommandolinje der brukeren kan utføre kommandoer. Tekst kan printes både til en seriell port og til en skjerm. Jeg har implementert en Just-in-Time kompilator, men det er noen problemer som får kompliserte programmer til å krasje.

Dette prosjektet danner grunnlaget for å bruke Inferno på RISC-V maskiner.

## 1 Introduction

The RISC-V platform is gaining ground in research as well as industrial projects. However, system software support so far is mostly focusing on the well-known large open source operating systems (Linux, BSD) or very tiny embedded real-time kernels. The large systems have now grown too big for many applications on restricted hardware platforms, e.g. running on a small FPGA-based system, whereas the traditional real-time operating systems suffer from a lack of useful network integration, memory protection, or orthogonal concepts of files and file systems, which makes their use in networked settings (IoT, Cloud) more challenging.

Thus, the idea of this project is to cover the middle ground by porting the open source Inferno operating system from Bell Labs to RISC-V. This system is already highly portable, but a RISC-V port is missing. Inferno is especially interesting since it is well documented and the low complexity of the system (compared to e.g. Linux) makes it very suitable to work on in the context of a student project.

During this project I started the work to create a port of Inferno to RISC-V, running under QEMU. I managed to get it to compile, print and receive input through UART. It enables and handles traps, schedules processes, starts the virtual machine, and launches an interactive shell which the user can execute commands from. I started to implement a Just-in-Time compiler, but there are bugs which causes crashes with complex programs.

The source code of the project is available at https://github.com/kalkins/inferno-os/tree/riscv. The code for the Just-in-Time compiler is at a separate branch, at https://github.com/kalkins/inferno-os/tree/riscv-jit.

This report is structured as follows: Section 2 gives an overview over the technologies used in this project. Section 3 goes through the development step by step. Section 4 covers major problems I encountered, and how I dealt with them. Section 5 summarizes the current state of the port. Section 6 discusses what remains in order to have a working port, and how this port could be used in practice.

## 2 Background

## 2.1 Plan9

Plan9 from Bell Labs, commonly shortened to Plan9, is a distributed operating system designed to solve some of the problems with UNIX-based workstations [18]. The operating system is designed to be distributed over a network of smaller workstations, giving each the full power of the network. Instead of maintaining UNIX compatibility, Plan9 kept the ideas that worked and redesigned the rest. Plan9 has a new suite of compilers, new libraries, and polished suite of tools.

Plan9 is built around the UNIX concept that everything is a file, and extends it. Most system resources are represented as files in the filesystem, and the files from other computers on the network are seamlessly available in the same filesystem. Because of this each machine can be responsible for a class of services which are made available through files, and any computer on the network can use those services as if they were hosted locally.

Plan9 also incorporated a concept of per-process name spaces, which means that each process has their own view of the filesystem. This is used, for example, by the graphical interface: When a process wants to display something on screen it writes to the /dev/bitblt file. The window system process can replace this file in the name space of its subprocesses and therefore intercept all writes. When the subprocess writes to /dev/bitblt, believing that it writes to the whole screen, the window system receives the request, translates the coordinates to within the window

given to the subprocess, and writes to the /dev/bitblt file in its own name space. This provides a simple way to encapsulate processes and build nested structures.

## 2.2 Inferno

Inferno is a distributed operating system based on Plan9 which focuses on portability and versatility, intended to be used for phones, TVs, and personal computers [8]. Inferno applications are written in the Limbo language and are compiled to byte-code which runs on a virtual machine, called Dis. The virtual machine was designed to be close to modern processor architectures at the time, and to make Just-in-time compilation fast and easy. The designers of the virtual machine claim that the JIT compiled code is 30-50% slower than native C [26].

#### 2.3 RISC-V

At the time of writing the dominating ISAs, x86 for personal computers and servers, and ARM for embedded systems and phones, are proprietary. For x86 this has resulted in there being only two CPU manufacturers for mid- to high-end systems. For ARM, manufacturers must pay a licensing fee to use the design, which increases manufacturing cost, and there is little room for adapting the design to the rest of the hardware [1]. These designs are also often held back by the requirement of backwards-compatibility.

RISC-V, on the other hand, is a modern, free, open-source instruction-set architecture, which means that anyone can design a processor that fits the specification without paying licensing fees, and the design can be adapted to the hardware. Small embedded devices may implement the ISA in a cheap, straight-forward way, while desktop devices can use advanced techniques to get as much performance as possible.

The full ISA specification can be found in Waterman and Asanović [22, 23].

## 2.3.1 ISA extensions

One of the most interesting things about RISC-V is that the instruction-set is modular. The specification defines a few base ISAs, and several extensions that may or may not be dependent on other extensions. This allows hardware manufacturers to implement only the functionality that is needed, keeping the hardware simple for embedded devices, while allowing power and functionality to higher-end devices.

The width of registers is defined by XLEN, which is set by the base ISA. Most computational instructions are defined by this value, and therefore automatically use the available width on the platform. Platforms may allow XLEN to be changed at runtime.

The most basic ISA is RV32I, which uses XLEN=32, 32 registers, and defines common instructions like addition, move, load, store and branches. RV64I is another base ISA which builds on RV32I by keeping the instructions but changing XLEN to 64 and defining new instructions for 32-bit values. RV128I similarly changes XLEN to 128 and adds instructions for 64-bit values. RV32E, a base ISA with 16 registers designed for embedded systems, is currently in a draft stage.

The fact that the value of XLEN changes how instructions behave means that a program compiled for RV32I can be loaded on a 64-bit or 128-bit system and use the whole register width automatically. This can cause problems if the developer designs the code around 32-bit registers, especially if the code is designed to overflow. However, if the developer designs the code to work on both 32-bit and 64-bit platforms the full available width can be utilized without having separate versions for each value of XLEN.

Instruction-set extensions can be added to any base ISA in any configuration, as long as their dependencies are also included. The most notable extension is perhaps the  $\mathbf{F}$  extension

which adds 32 registers for single-precision floats, and instructions to handle them. The  $\bf D$  and  $\bf Q$  extensions build upon this the same way as RV64I and RV128I, adding support for double and quad precision floats. There is also the  $\bf M$  extension for multiplication and division,  $\bf A$  for atomic instructions, and  $\bf C$  for compressed instructions, which provides shorter variants of common instructions.

## 2.3.2 Privilege levels

The RISC-V specification defines multiple privilege levels, commonly called modes, in which code can be executed. The current mode determines which privileged instructions are available and how traps are handled. A higher mode can fully control a lower mode, providing security and functionality to operating systems and hypervisors.

Code running in a mode can make it impossible for code in lower modes to know which mode they are running in. When the lower code tries to do an operation that requires a higher privilege level, the upper code can emulate the operation.

There are three modes currently defined:

- Machine mode is the only mandatory mode defined by the specification, and it is the highest
  possible mode with full access to the platform. However, if only machine mode is available
  none of the benefits of privilege modes are available.
- User mode is an optional mode, and is always the lowest mode. It is used to run insecure user code, with higher modes granting protection.
- Supervisor mode is an optional mode that can be added between machine mode and user mode. It can be used for running operating systems with the bootloader in machine mode, the OS in supervisor mode, and user applications in user mode.

## 2.3.3 CSR - Control and Status Register

The RISC-V Zicsr extension defines a separate address space that can contain 4096 Control and Status registers (CSRs), and the instructions to use them [22, Chapter 9]. At the time of writing, over 200 CSRs have been defined.

The CSRs are divided into machine mode, supervisor mode and user mode and can be used to read platform information or enable and handle traps, timers, memory protection and virtual address translation for the different modes. CSRs also include information about XLEN and available extensions, so software can adapt to the platform at runtime.

When referring to a CSR independent of mode I use the format xstatus, which refers to mstatus, sstatus, and ustatus.

For the full list and description of CSRs, see Waterman and Asanović [23, Chapter 2, 3.1, 4.1].

## 2.3.4 SBI - RISC-V Supervisor Binary Interface

The Supervisor Binary Interface (SBI) is a standardized interface between software running in supervisor mode, usually operating systems or unikernels, and software running in higher modes, usually bootloaders or hypervisors. The SBI interface abstracts platform specific functionality, so that programs can be ported to all RISC-V implementations.

The SBI specification currently defines several extensions which the bootloader can offer, like setting timers, sending messages between harts, controlling a hart's state, performance monitoring and resetting the system. Earlier versions of the specification defined functions for reading and writing to a console, but these are now deprecated.

SBI functions are called using a standardized calling convention, which is a hybrid of the RISC-V and Linux calling conventions. Like the standard RISC-V convention, the registers a0 to a7 are used for arguments, but like in Linux the a7 register is used for the ID of the extension that is called. Register a6 can be used for the ID of the function, if the extensions has multiple functions. The call itself is made with an ECALL instruction, which causes an exception in the higher modes. The return value is placed into a1, with a0 indicating whether an error occurred.

The specification is still a draft in version 0.3, but it has been implemented by some bootloaders (see section 3.5). It can be found in Dabbelt and Patra [5].

## 2.3.5 Traps

Traps cause the currently executed code to be stopped, and control is transferred to a trap handler, usually in a higher mode. In RISC-V interrupts are traps that are used as notifications from instructions or devices. Exceptions are errors and environment calls.

Traps are an essential part of operating systems, for system calls, process scheduling, and error handling. In RISC-V traps are layered by mode: First, traps from any mode are sent to machine mode. The program running in machine mode can, before the trap, choose to delegate some or all traps occurring in supervisor or user mode to the program running in supervisor mode. Likewise, user mode traps can be delegated to the program running in user mode from supervisor mode.

Each mode has separate CSRs for enabling and handling traps. There are three classes of interrupts: software interrupts, timer interrupts, and external interrupts. After enabling these, interrupts also have to be enabled globally for the current mode y in the ystatus CSR. Exceptions can not be disabled, only delegated to a lower mode. When a trap is triggered and sent or delegated to mode y the trap handler at the address stored in ytvec is called. The specific cause of the trap is stored in the ycause CSR.

## 3 Implementation

## 3.1 RISC-V compiler

Before I could write any code for the port, I had to find a compiler which was compatible with the Plan9/Inferno compiler architecture, and could compile to RISC-V. Luckily, Richard Miller had already developed and published a RISC-V compiler for Plan9 by the time I started this project. The compiler source can be found in Miller [16].

I began the project by integrating Richard Miller's compiler into Inferno. Plan9 and Inferno have quite similar compiler structure, so this was easy to do. I came across some bugs in the compiler which I fixed as best I could.

After the compiler was integrated I started writing the architecture-specific code necessary for kernel and virtual machine functions, as described in section 3.2.

However, halfway through the project Richard Miller announced that he was working on a new improved compiler, with 64-bit support and more ISA extensions. This new compiler solved all the issues I was having with the old compiler. Richard Miller even added the architecture-specific code for Inferno, which replaced some of my attempts. See section 3.2 for more details. The compiler source can be found in Miller [17]. The compiler was later merged into the Inferno codebase [15].

This new compiler supports both the RV32I and RV64I base extensions, and the I, M, A, F, D, and C ISA extensions. Of these extensions only C, for compressed instructions, can be disabled. For the rest, if the platform does not support them the instructions either have to be avoided, or they can cause traps and be emulated in software.

For this project I used the 32-bit compiler because Inferno is a 32-bit operating system.

## 3.2 Architecture-specific code structure

Some architecture-specific code is necessary for the kernel and Dis virtual machine to run on the hardware. Some of these files were provided by Richard Miller as part of his new compiler, and some I have implemented myself. Most implementations are similar to that of other architectures.

#### • Inferno/riscv/include

These are architecture-specific header files which are used across the kernel.

- lib9.h

This file includes other header files.

— 11. h

This file defines type aliases and floating point configuration constants.

ureg.h

This file defines the Ureg struct, which is used to store register values.

## • libinterp

This folder contains code for the Dis virtual machine. See section 3.16.

- comp-riscv.c

This file contains the implementation of the JIT compiler for RISC-V.

- das-riscv.c

This file contains the implementation of a RISC-V disassembler, which is used to debug the JIT compiler.

#### • libkern

This folder contains code for kernel libraries. These files were provided by Richard Miller.

mkfile-riscv

Specifies source files for the architecture.

- frexp-riscv.c

This file provides functions for double-precision floats.

- getfcr-riscv.s

This file provides functions for reading and writing to the floating-point control and status register.

memmove-riscv.s, memset-riscv.s, and strchr-riscv.c

These files implement the POSIX functions memmove, memset, and strchr for the architecture.

- vlop-riscv.c and vlrt-riscv.c

These files defines functions for arithmetic operations on integers longer than the platform bit width.

## • utils/libmach

These files were provided by Richard Miller. The files with an i in the name are for RV32I, and those with a j in the name are for RV64I.

- uregi.h and uregj.h

These files define the Ureg struct, which is used to store register state.

- i.c and j.c
  - These files define the RISC-V registers and address space.
- idb.c and jdb.c
  - These files define a RISC-V specific debugger interface.
- iobj.c and jobj.c

These files provide functions used by the <code>iar</code> utility to help it recognize RISC-V object files

## 3.3 Choosing a platform

Before any platform-specific code could be written, a platform had to be chosen. There are a few physical RISC-V processors available, but physical hardware can be hard to debug.

Instead, I chose to use QEMU. QEMU is a machine emulator which supports many architectures, and can emulate existing physical platforms [3]. It has support for the RV32I and RV64I base ISAs with all current ISA extensions, and machine, supervisor, and user mode. QEMU also has integrated GDB support, to make debugging easier, and it can emulate many input, storage, networking, and graphical devices.

## 3.4 Platform-specific code structure

The platform-specific code lives in os/<platform>, which is os/qemuriscv in this case. This code handles initialization of hardware, and provides functions that the rest of the kernel can use, hiding implementation details behind a common interface.

Because of the standardized nature of RISC-V, most of this code can be used for any RISC-V platform. However, at the moment only the QEMU platform has been added, so the code lives in that folder.

Most of the information about platform porting of Inferno comes from a series of blogposts by LynxLine Labs [10].

#### 3.4.1 Header files

The kernel code often includes specific header files, expecting them to be defined in the platform-specific folder and provided to them through the linker. This means that the code is able to adapt better to the platform, but also that a lot of functions have to be defined before a minimal version of the kernel can be compiled.

Here is a list of the header files that had to be added to compile the kernel, and a description of what they provide:

#### • mem.h

This file defines the memory map of the platform, usually with macros. For more details see section 3.6.

#### • dat.h

This file defines platform-specific data structures like locks, labels, and machine configuration.

#### • fns.h

This file defines most platform-specific functions that other parts of the kernel need.

## 3.4.2 Functions

The common part of the Inferno kernel declares and uses several functions which are not implemented, which have to be implemented by the platform-specific part of the kernel. Here is an overview over those functions, and what they do:

- int setlabel(Label\*) and void gotolabel(Label\*)
  - These functions handle labels, which contain a program counter and a stack pointer. setlabel returns a label with the current program counter and stack pointer values, while gotolabel writes the stack pointer to the stack pointer register and jumps to the address in the labels program counter.
- ulong getcallerpc(void\*)

This function returns the address of the instruction that called the function.

- int \_tas(int\*)
  - This function does a test-and-set, which is a simple atomic operation: It writes a 1 to the given address, and returns the previous value at that address. This can be used to create locks: When a 0 is returned the lock has been acquired, and a 0 can be written to release the lock. The RISC-V **A** extension includes an atomic swap instruction which makes this implementation very easy.
- int splhi(void), int spllo(void), void splx(int), void splxpc(int), and int islo(void) These functions enable, disable, or toggle interrupts [14]. islo returns non-zero if interrupts are enabled. These can be implemented by setting, clearing, or toggling the supervisor mode interrupts in sstatus.
- void kprocchild(Proc\*, void (\*)(void\*), void\*)
  This function configures a kernel process with a stack.
- int segflush(void\*, ulong)

This function flushes a region to memory and invalidates the region in the instruction cache.

- void idlehands(void)
  - This function is called when process runner has nothing to do. It does not have to do anything.
- void setpanic(void)

This function is called to prepare for a panic, if necessary.

- void dumpstack(void)
  - This function dumps debug information about the stack to the user. It is only meant to help with debugging, and can be empty.
- Timer\* addclockOlink(void (\*)(void), int)
  This function sets a given function to be called after a given delay.
- void clockcheck(void)

This function is called to reset the watchdog timer, if necessary.

- void FPinit(void), void FPsave(void\*), and void FPrestore(void\*)

  These functions are called from the Dis virtual machine to enable or disable floating point operations.
- void exit(int), void reboot(void), and void halt(void)

  These functions respectively shut down, reboot, and send the system into an infinite loop.

## 3.4.3 The configuration file

Each platform must have a configuration file, which describes which parts of the OS should be compiled, global configuration variables, and which files and folders should be included in the filesystem. By convention the file has the same name as the platform, without a file extension, so for this platform the configuration file is os/virtriscv/virtriscv. The file uses a specific format, and is parsed by a script before compilation. It is divided into sections, where the section name is at the baseline and the contents are indented, one entry per line.

The configuration file is parsed once to import the mkfile dependencies, once to generate a C file which defines the global variables and links device drivers, and once to generate an assembly file and a header file with the contents of the filesystem.

The following sections are common in the configuration files:

#### • dev

This sections defines device drivers source files to include from the /os/port/ directory with the dev prefix.

#### ip

This section defines C files to include from /os/ip/, which contain the network stack.

#### • lih

This section defines libraries to include. These are whole directories at the root level with the lib prefix, which are compiled into libraries and linked into the binary.

#### misc

This section defines C files to include from the platform directory.

#### mod

This section defines Limbo module definitions to include from module/.

#### • port

This section defines C files to include from os/port/.

#### • code

This section consists of C code which declares configuration variables, like enabling the JIT compiler.

#### • init

This section has only one entry, which defines the initial program to run in the virtual machine. This program will usually set up the system, then start either the shell or the window manager. The entry is the basename of the Limbo program in the os/init/ folder. The Limbo program will be added as a mkfile dependency, and compiled when changed.

#### root

This section defines the filesystem that is included in the binary. Each line specifies a path. If the path ends in a slash it represents a folder which should be present in the filesystem, but does not exist in the local filesystem. If the path does not end with a slash, the file with that path relative to the project root folder is copied into the filesystem, with that path. For example, if the Inferno project root is /usr/inferno, and the line /dis/cd.dis is in the root section, the file /usr/inferno/dis/cd.dis will be copied from the local filesystem to /dis/cd.dis in the filesystem in the binary.

The exception is the file /osinit.dis, which is copied from the location specified in the init section.

This section is mostly used to include essential programs and utilities in the binary. The rest of the programs, and other files, should be on a filesystem that is mounted after boot.

The full configuration file for this project is included in appendix A.

#### 3.4.4 The mkfile

The mkfile defines the build process for the platform. It specifies the target architecture, the name of the configuration file, the platform specific header and source files (which are usually not included in the configuration file), and how the resulting binary is compiled and linked. The full mkfile is included in appendix B.

## 3.5 OpenSBI

OpenSBI is a bootloader developed by the RISC-V foundation which supports SBI and is included by default by QEMU when using the virt machine type. It initializes the machine, switches to supervisor mode, and jumps to a specified address, 0x80400000, where a binary can be placed to be executed. By passing that address to the linker with the -T0x80400000 flag and exporting to ELF with the -H5 flag, the resulting ELF can be passed to QEMU and will be loaded correctly and started by OpenSBI.

For this project calls to OpenSBI will only be used to request timers, because RISC-V timers can only be set from  $\mathbf{M}$  mode, and to shut down the system. The legacy SBI supported console I/O, but this feature is deprecated, and I only used it for debugging other I/O methods.

## 3.6 Address space

In QEMU RAM starts at address 0x80000000, with the size being defined by the -m command-line parameter. OpenSBI is loaded in at address 0x80000000-0x8001ffff, and expect the kernel code to be loaded at address 0x80400000.

There is little documentation about the address space in Inferno, and other implementations are not fully consistent, but it seems like the kernel uses the space below where the kernel code is loaded in, while the user-space uses the space above the kernel. I gave the kernel 8 KiB of stack space from the kernel start at 0x80400000 and downwards. The space from the end of the kernel binary until the end of memory is used for pages for processes. Because the size of RAM can be varied with QEMU, I assume that 128 MiB is available, and the OS will not use more than that. Though Inferno normally does not need that much RAM to run, memory overflow bugs are common during the initial porting process, so it is advantageous to start of with larger RAM sizes. In the future, it might be possible to determine RAM size at runtime and adapt to that.

Supervisor mode does support virtual memory, but I have not used that functionality yet. Because all user processes in Inferno run in a virtual machine, hardware virtual memory is not necessary. However, it would be a useful security measure.

## 3.7 Using CSRs

Control and Status registers, as mentioned in Section 2.3.3, are used to handle traps, and therefore are vital to an operating system.

The problem with CSRs are that the instructions to operate on them encode both the operation and CSR address. That means that it is impossible to make a generalized function that can do any operation on any CSR at runtime, because the operation and address must be known at compile-time. Instead, separate functions have to be defined for each operation for each CSR.

Some compilers, like GCC, allow these to be implemented in C using inline assembly, but the Plan9 C compiler does not support this, so the functions have to be written in assembly.

Because writing four basically identical functions for a large set of CSR is a boring task, an automatic solution was needed. I created the script generate-csr.sh which reads a file csrregs.h which contains definitions of CSRs on the form shown in listing 1. The script reads the CSR names and writes function declarations to csr.h and implementations to csr.s, as shown in listing 2 and 3. These functions return signed numbers because some CSRs have a flag at the MSB position, and the code can check if the CSR value is less than 0 to check the flag regardless of the data width. For example, xcause uses the MSB to indicate whether the trap was caused by an interrupt, so the code can simply check whether xcause is less than 0 to see if the trap was caused by an error or an interrupt.

When including all currently defined CSRs the resulting code is around 4000 lines (1000 lines of function declarations and 3000 lines of assembly), which compiles to around 3 kilobytes, or 2% of the whole binary. Of course not all CSRs are needed, so the size can be reduced by commenting out sections of csrregs.h.

Listing 1: A snippet from csrregs.h

```
long csr_read_ustatus(void);
long csr_write_ustatus(long);
long csr_set_ustatus(long);
long csr_clear_ustatus(long);
```

Listing 2: A snippet from csr.h

Listing 3: A snippet from csr.s

## 3.8 Handling traps

OpenSBI delegates most traps to supervisor mode, and starts the kernel in supervisor mode. Enabling interrupts when in supervisor mode requires writing the trap handler address to stvec, setting the sie bit in sstatus, and setting the bits corresponding to the desired traps in the sie CSR. The trap handler must save all registers, and restore them before returning, to avoid corrupting the state of the interrupted code. Another trap can occur while a trap is being handled, so the registers and stack have to be treated carefully.

QEMU has a separate layer for hardware interrupts through a platform level interrupts controller (PLIC) [4]. This controller is mapped at 0x0c000000, and handles UART and disk interrupts. Interrupts for those devices are marked as external in the xcause CSR, and the PLIC has to be queried to get the exact cause. For UART interrupts are triggered when the input buffer starts being filled or the output buffer is empty.

#### 3.8.1 Listener interface

I implemented a trap listener interface based on the one in the pc port, which allows various parts of the operating system to add and remove trap listeners at any time. There can be multiple listeners for each trap. PLIC interrupts are separated into a separate bus, selected with the tbdf argument (name kept for consistency with the pc port).

The interface consists of the following functions:

```
• void intrenable(long irq, void (*f)(Ureg*, void*), void* a, int tbdf, char *name)

This function enables a trap listener with the given interrupt request number (irq) and bus (tbdf). If it is the only listener for a maskable interrupt, the interrupt is unmasked.
```

```
• int intrdisable(int irq, void (*f)(Ureg *, void *), void *a, int tbdf, char *name)

This function disables a trap listener with the given interrupt request number (irq) and bus (tbdf). If it is the only listener for a maskable interrupt, the interrupt is masked.
```

## 3.9 Clock and timers

## 3.9.1 Timers in RISC-V

The RISC-V specification defines a standard way of reading wall-clock time and setting timers. The platform should implement a machine mode accessible memory-mapped register, mtime, which ticks up at a fixed rate, though the rate might be different for each platform. There should also be a memory-mapped mtimecmp register. A timer interrupt should happen when the value of mtime is greater than the value of mtimecmp [23, Chapter 3.1.10].

These registers are not accessible from supervisor or user mode. Instead, the current time can be read from the time and timeh CSRs. These can be implemented to point to mtime, or the request can be intercepted and handled in machine mode.

The RISC-V specification does not define a way for lower privilege levels to set timers, instead leaving it up to the machine mode software to define a method for this. The SBI specification defines a method for this with the void sbi\_set\_timer(uint64\_t stime\_value) in the Timer extension, which allows software in supervisor mode to request a timer interrupt at a given time [5].

#### 3.9.2 Timers in Inferno

Inferno implements most of the functionality for multiplexed timers on a single native timer. The following functions are left to be implemented in the platform-specific code:

- uvlong fastticks(uvlong \*hz)
  - This function returns the current value of the real-time clock, and writes the period of the clock to hz.
- void timerset(uvlong next)

This function sets a timer interrupt to trigger when the real-time clock reaches the value of next.

- void clockcheck(void)
  - It is unclear what this function does. It is only called when busy-waiting for locks, and in some platform-specific drivers. All platforms implement it as an empty function. Some implementation comments mention that the function is used to reset watchdog timers.
- void delay(int milliseconds) and void microdelay(int microsecond)

  These functions busy-waits for a given number of milli- or microseconds.

#### 3.9.3 Implementing the interface

There does not seem to be a standardized way to find the clock period, but through testing I found that the period in QEMU is 10 000 000 Hz. I later verified this in the QEMU source code [19, include/hw/intc/sifive\_clint.h, line 57].

In addition to the required functions I implemented the following functions:

- void clockinit(void)
  - This function enables timer interrupts and calls timerset to set a timer infinitely far in the future. It is called during setup before any timers are set.
- void clockintr(Ureg \*ureg, void\*)

This is the handler for timer interrupts. It sets a new timer infinitely far in the future, and calls timerintr function in Inferno.

During testing, I discovered that setting a timer to -1 through SBI immediately caused a timer interrupt, even though the SBI documentation specifies that this is a method to set a timer infinitely far in the future. Through testing, I discovered that setting timers higher than  $2^{61}$  sometimes immediately triggers the timer interrupt. As a temporary workaround, I used the value  $2^{60}$  as infinity, as that is over 3000 years in the future. See section 4.5 for more details.

#### 3.10 UART

The serial port is an essential way for an operating system to communicate with the outside. In QEMU all output from the operating system through the serial port is printed to the screen, and anything the user types in the terminal QEMU is running in is sent through the serial port to the operating system.

QEMU emulates the 16550a UART to handle serial port communication. The UART has eight byte-wide registers which are mapped to the memory addresses 0x10000000-0x10000007. The pc port of Inferno includes a driver for the 8250 UART line, which supports the 16550a. The

driver needed a little configuration for finding the UART port and setting up interrupts, but it mostly worked right out-of-the-box.

The UART port is set up by calling i8250console during system initialization, which sets up the FIFO, and configures the UART to use 9600 baud, 8 data bits, 1 stop bit, and no parity. For use with QEMU the configuration has little impact, as the whole system is emulated.

#### 3.11 VIRTIO

While UART is useful for basic input and output, other devices are necessary for a fully usable system. QEMU can emulate a large variety of such devices, which gave me the choice of which drivers I wanted to implement. While the codebase for Inferno includes drivers for several devices I chose not to use them because they are old, possibly unstable, and might have compatibility problems with QEMU.

Instead, I chose to use VIRTIO [21] devices, because VIRTIO uses the same communication protocol for all types of devices, which eases driver development. VIRTIO also performs better than other drivers on QEMU, because it reduces the layers of abstraction between the host and guest systems. The disadvantage of VIRTIO is that it is not implemented on real hardware, and the drivers are therefore only usable for testing or running virtualized systems.

QEMU supports VIRTIO over PCI or memory-mapped IO (MMIO). While the pc port includes a PCI driver which could be adapted for the RISC-V port, I instead decided to use MMIO because of the simplicity of using such an interface. This requires that the VIRTIO addresses and irq numbers are configured at compile-time.

## 3.11.1 The VIRTIO communication protocol

For VIRTIO over MMIO all VIRTIO devices have a predefined address region. For QEMU these addresses are 0x10001000, 0x10002000, up to 0x10008000, which gives a maximum of 8 VIRTIO devices. The memory region for each device starts with a set of *device registers*, which are used to negotiate device features, setup interrupts, and give the device pointer to the communication queues. After the registers there is a device-specific *configuration space*, which usually contains information about the device.

Data is sent between the driver and the device using *Virtqueues*. Each type of device has a different number of virtqueues for different purposes. This implementation uses *Split Virtqueues*, which separates the buffers the device should read from, and the buffers it should write to. A split virtqueue consists of three ring buffers: the *Descriptor table* containing pointers to buffers and metadata, the *Available Ring* with indexes of descriptors the device should handle, and the *Used Ring* with indexes of descriptors which the device has handled. Often the driver needs to send data and get a response, for which it allocates one descriptor and buffer pair for the device to read, and another pair for the device to write the response to, and sends them together in a descriptor chain. The driver is responsible for allocating the virtqueue and all buffers. The driver usually deallocates the associated buffer after a response.

The VIRTIO specification often describes messages as a single structure. However, such structures do not have to be sent by a single descriptor, but can be split up. The device will look at the size of each buffer associated with a descriptor, and reassemble the structure from there. This allows a structure to contain both read-only and write-only fields, as they can be split into descriptors that specify if the device can read or write. Structures can also contain arrays of undefined length, usually for large data transfers. These arrays do not need to be contiguous with the rest of the structure as long as they are referred to by a separate descriptor [21, Chapter 2.6.4].

## 3.11.2 VIRTIO library

Because VIRTIO uses a common communication protocol for all devices, I implemented a library which handles this communication, to make each driver simpler. The library provides flexible interrupt handling by letting response handlers be set per message, in addition to setting a default response handler for each VIRTIO queue. It uses the platform-specific header files and the interrupt listener functionality described in section 3.8.

The library has the following interface:

- void virtio\_init(void);
  - This function is called during system initialization, and it checks that VIRTIO is available, and collects an internal list of the available devices.
- virtio\_dev \*virtio\_get\_device(int type);
   This function returns the first unused device of the given type, which corresponds to the Device ID in the VIRTIO specification.
- int virtio\_setup(virtio\_dev \*dev, char \*name, virtq\_dev\_specific\_init virtq\_init, le64 features);

This function resets, configures, and initialized a VIRTIO device. virtq\_init is called at right time in the negotiation process to allocate the queues needed for the device. features is the feature flags the driver supports. Only the features which both the device and driver supports are enabled.

- void virtio\_disable(virtio\_dev \*dev);
  This function resets a VIRTIO device.
- void virtio\_enable\_interrupt(virtio\_dev \*dev, virtio\_config\_change\_handler config\_change\_handler);
  This function enables interrupts for a VIRTIO device. config\_change\_handler is the listener for device configuration changes.
- void virtio\_disable\_interrupt(virtio\_dev \*dev); This function disables interrupts for a VIRTIO device.
- int virtq\_alloc(virtio\_dev \*dev, uint queueIdx, ulong size);
  This function allocates a VIRTIO queue with a given index and size for a VIRTIO device.
- int virtq\_add\_desc\_chain(virtq \*queue, virtq\_intr\_handler handler, void \*handler\_data, uint num, ...);
  This function adds a descriptor chain to the given VIRTIO queue. handler is the response handler for the chain. handler\_data is a value that will be passed to the handler. num is the number of descriptors in the chain. For each descriptor there should be three sequential arguments, the address, the size, and a flag indicating whether the descriptor is writable by the device.
- void virtq\_free\_chain(virtq \*queue, virtq\_desc \*head);
   This function will free a previously allocated chain, as long as each descriptor was allocated separately.
- void virtq\_make\_available(virtq \*queue);
  This function will make all current descriptor chains in a queue visible to the device.

```
    void virtq_notify(virtio_dev *dev, int queuenum, int notify_response, int avail_idx);
```

This function will send a notification to the device of the descriptors in the available ring up to index avail\_id.

• virtq\_used\_elem \*virtq\_get\_next\_used(virtq \*queue); This function returns the next element in the used ring.

#### 3.11.3 GPU

The VIRTIO GPU device uses one or multiple framebuffers to transmit display data from the driver to the device. The device has a copy of the framebuffer, called a resource, in its own memory. To set up a framebuffer the driver has to request the device to create a resource, then allocate the framebuffer and request that the framebuffer is connected to the resource, then request the device to use the resource for a given scanout (screen). When the screen should be updated the driver must send a message that a region of the framebuffer is invalidated, then request that the device flushes the region of the resource to the screen [21, Chapter 5.7].

At first, I implemented the driver to invalidate and flush the framebuffer for every write. However, this resulted in a lot of small updates, which were visibly slow. Instead, I implemented an update queue, and a timer which drains the queue and flushes each region. Updates which are close together are merged, to reduce the number of messages sent to the device.

#### 3.11.4 Input

The VIRTIO input device represents all kinds of input devices, like keyboards, mice, joysticks etc. Unlike other kinds of devices the input device does not need to be polled, but writes to the next available descriptor whenever an event occurs. The driver allocates all descriptors during initialization, but does not deallocate them after use because they will simply be overwritten the next time the device gets to that index in the descriptor table.

Each input event consists of a type, a code, and a value, conforming to the evdev interface used by the Linux kernel [21, Chapter 5.8]. The evdev interface is described in Torvalds [20, Version 5.12.10, Documentation/input/event-codes.rst]. A full list of the key codes is available in Torvalds [20, Version 5.12.10, include/uapi/linux/input-event-codes.h].

Keyboard drivers in Inferno only interact with the rest of the operating system by adding the typed characters to the keyboard queue kbdq. This means that each driver has to keep track of modifier keys, and has to define the keymap. The pc port includes a keyboard driver which supports evdev events, so I used that driver with small modifications to work with VIRTIO. This driver uses the standard US keymap.

I started to implement a mouse driver, which uses the same device type as the keyboard but sends different events and key codes. However, because the window manager is not available (see section 3.14) there is limited use for it, and it is harder to test.

## 3.11.5 Block device

The VIRTIO block device represents a hard drive, which is usually backed by a file in the host file system. The device is fairly straight-forward to use, the metadata like block size and capacity is given in the device configuration space. Read and write requests are sent on the same format, containing a sector number to start from and an array of data to read from or write to, depending on the operation. The device responds by writing a status code to the end of the request structure.

In Inferno storage device drivers are represented by a SDifc structure which contains the name and function pointers to the standard storage device functions, or nil if the function is not defined for that device.

I implemented the following storage device functions for this driver:

#### • SDev\* pnp(void)

This function discovers, sets up, and returns a linked list of all storage devices on this interface.

#### • SDev\* id(SDev\*)

This function gives each storage device in the given linked list a unique name. I used the naming scheme "virtblkX", where X is an incrementing number.

#### • int enable(SDev\*)

This function enables interrupts from the given device. Returns 1 if successful, otherwise returns 0.

## • int disable(SDev\*)

This function disables interrupts from the given device. Returns 1 if successful, otherwise returns 0.

## • int verify(SDunit\*)

This function performs the equivalent of an SCSI inquiry command. Returns 1 if successful, otherwise returns 0.

## • int online(SDunit\*)

This function retrieves the storage device block size and storage capacity. Return 1 if successful, otherwise returns 0.

• long bio(SDunit\* unit, int lun, int write, void\* data, long nb, long bno)
This function performs a read or write request to or from the buffer data, starting at block
bno until block bno+nb. Returns the number of bytes read or written. Because the function
can not return the number of bytes until the operation is finished, the function is blocking.
The function name probably means "buffered I/O", as it is linked to the Limbo library
Bufio [11].

It is worth mentioning that there is an alternative to bio in the <code>int rio(SDreq\*)</code> function. I decided not to implement this yet because <code>SDreq</code> seems to be based on SCSI, and <code>bio</code> seemed much easier to implement. From reading other implementations of <code>rio</code> I am not sure how it is supposed to work, but the name might mean "raw I/O".

The full driver implementation is included in appendix D.

## 3.12 Graphical output

In addition to the GPU driver there has to be an interface between Inferno and the driver which implements screen functions used in Inferno. For this I used the screen.h and screen.c files from Richard Miller's port of Plan9 to Raspberry Pi, modified for Inferno by Lab 18, we have a screen! [13]. This interface is designed for a framebuffer, so it was easily adapted to the VIRTIO GPU driver.

With these files in place a border is drawn around the screen when Inferno starts. All printed text, expect that printed only to UART with iprint, is displayed on the screen. User input is printed as the user types in it. When the text reaches the bottom the window is scrolled down, to keep the most recent text in view.

## 3.13 Initializing the system

When QEMU starts it first gives control to OpenSBI, running in machine mode. OpenSBI sets up the machine, then calls the kernel in supervisor mode at address 0x80400000. The function at that address is called \_start(), which is shown in listing 4.

The Plan9 assembler usually inserts a function prologue which allocates x+4 bytes stack space automatically, based on the x parameter, and stores the link register. An epilogue is inserted to load the link register and reset the stack. However, because the stack pointer is not initialized yet the first function has to be declared with -4, which prevents the assembler from inserting a prologue and epilogue.

The \_start() function sets up the registers for the rest of the kernel. It sets the stack pointer, register R2, to a predefined address from mem.h. It also uses a pseudoinstruction to set the static base, which is the address at the start of the kernel, to register R3 for relative addressing. After the registers are initialized it calls main(), which continues the initialization from C code.

```
#include "mem.h"

TEXT _start(SB), $-4
    /* set static base */
    MOVW $setSB(SB), R3

/* set stack pointer */
    MOVW $(MACHADDR+MACHSIZE-4), R2

/* call main */
    JAL R1, main(SB)
```

Listing 4: The \_start() function

The main() function first initializes the memory for the kernel [12]. First the bss section, used for static variables and located after the kernel binary, is cleared. Then the memory pool, located after the bss section until the end of memory, has to be defined for the kernel to know which portions it can use. Currently, the size of the memory is not checked at runtime, so the emulator has to be started with at least the same amount of memory as the kernel expects, which is currently 128 MiB.

After the memory is initialized, traps are enabled and timers are initialized. Then the print queue and device drivers, like UART, input, and GPU, are initialized. Then the screen is initialized, and the OS information is printed.

Finally, user processes and the VM are initialized, and the Dis binary /osinit.dis is executed. The main() function is shown in listing 5. The full main.c file is included in appendix C.

## 3.14 Interactive shell

Starting the interactive shell is the baseline for a usable Inferno installation. For the shell to be available, the Dis file for the shell itself and all programs which should be available from the shell must be included in the root section of the platform configuration file. The shell is started from the Dis init file, by loading the shell module and spawning a shell instance in a new thread. If shell commands should be executed during initialization, they can be executed directly using the shell module. The init code necessary to start the shell is included in listing 6. A screenshot of the system after starting the shell and running the 1s command is shown in figure 1.

```
void
main() {
    // Clear bss
    memset(edata, 0, end-edata);
    memset(m, 0, sizeof(Mach));
    // Initialize the memory pool
    confinit();
    xinit();
    poolinit();
    poolsizeinit();
    // Enable traps and timers
    trapinit();
    clockinit();
    // Set up UART and the print queue
    printinit();
    i8250console();
    // Set up VIRTIO drivers
    virtio_init();
    input_init();
    // Initialize the screen
    screeninit();
    print("\nRISC-V QEMU\n");
    print("Inferno OS %s Vita Nuova\n\n", VERSION);
    // Start processes
    procinit();
    links();
    chandevreset();
    eve = strdup("inferno");
    userinit();
    schedinit();
}
```

Listing 5: The main() function

The next step up from the interactive shell is to start the window manager. However, the wm requires so many smaller programs to be included that it is unsuited to be compiled in the binary, and should be provided using a harddrive. However, as will be discussed in section 3.15, this is not possible yet.

```
implement Init;
include "sys.m";
        sys: Sys;
        print: import sys;
include "sh.m";
        sh: Sh;
include "draw.m";
        draw: Draw;
        Context: import draw;
Bootpreadlen: con 128;
Init: module
{
    init:
            fn();
};
init()
₹
    sys = load Sys Sys->PATH;
    sh = load Sh Sh->PATH;
    sys->bind("#i", "/dev", sys->MREPL);
                                            # draw device
    sys->bind("#c", "/dev", sys->MAFTER); # console device
    sys->bind("#S", "/dev", sys->MAFTER); # storage devices
    spawn sh->init(nil, "sh" :: "-i" :: nil);
}
```

Listing 6: The Limbo code to start the interactive shell

## 3.15 Filesystem

As mentioned in 3.4.3, a simple filesystem is included in the binary to provide the programs needed to initialize the system. However, this filesystem is read-only, and while it is possible to cram in all the available Limbo programs, the binary quickly becomes unreasonably large. Instead, a separate filesystem should be mounted to provide the rest of the Limbo programs, and user-modifiable files. This could be done over the network to another computer using the 9P protocol, but for this project I used a harddrive utilizing the VIRTIO block device driver, as described in 3.11.5.

The harddrive QEMU presents to the driver is backed by a file in the host filesystem, where I allocated a partition usable for Inferno. First I tried using the kfs filesystem native to Plan9 and

```
RISC-V QEMU
Inferno OS Fourth Edition (20151010) Vita Nuova
Starting init0()
Initial Dis: "/osinit.dis"
init: starting shell
; ls
boot
chan
dev
dis
env
fd
fonts
icons
lib
locale
man
module
n
net
osinit.dis
prog
services
tmp
usr
;
```

Figure 1: The system after starting the shell and running a command.

Inferno, but I had trouble finding Linux tools for it on the host side. It is possible to run Inferno hosted under Linux to format the partition, however that was a very cumbersome process. In addition, when mounting the filesystem in Inferno running on RISC-V, the kfs driver constantly had to check the filesystem, and froze when trying to mount it.

Instead, I used the FAT filesystem, which Linux fully supports. Inferno has a driver for FAT32, however it is uncertain how well all the features and extensions of the filesystem is supported.

After creating and partitioning the harddrive file, I mounted it on the host system and copied over the entire <code>/dis/</code> folder with all the compiled Limbo programs. I then added the command line parameters shown in listing 7 to QEMU to use the file as the harddrive, accessible as a VIRTIO block device. The drive is detected by the driver at boot, and is available in Inferno under <code>/dev/virtblk00/</code>. However, the partitions are not detected or represented by files automatically. To do that, the <code>fdisk</code> tool has to read the partition table and write the configuration to the disk control file. Because the partition type is FAT, the partition file will automatically be <code>/dev/virtblk00/dos</code>. Then the partition file must be mounted using the <code>dossrv</code> tool. Finally, the <code>dis</code> folder on the harddrive has to be bound to <code>/dis</code>, so all the program files are where they are expected. The full commands to achieve this is listed in listing 8. To reduce the number of manual commands during system setup, these commands are executed in the init file, before the shell is started.

Unfortunately the filesystem is read very slowly, because the block device driver is asked to read small sequential blocks. In addition, the system freezes halfway through reading files from the filesystem, like when using the kfs filesystem. However, it is unclear if this bug is in the block device driver, the filesystem driver, or some other program.

```
-drive if=none,format=raw,file=hdd.img,id=hdd -device
    virtio-blk-device,scsi=off,drive=hdd
```

Listing 7: The flags passed to QEMU to set up the hard drive with the VIRTIO block device driver.

```
disk/fdisk -p /dev/virtblk00/data > /dev/virtblk00/ctl
dossrv -f /dev/virtblk00/dos -m /n/local
bind /n/local/dis /dis
```

Listing 8: The Inferno shell commands to set up and mount the filesystem on a harddrive

## 3.16 The Just-in-time compiler

A Just-in-time (JIT) compiler dynamically translates one set of instructions to instructions native to the processor it is running on, at runtime [2]. This approach sacrifices some time and memory to compile the program, but the result will run faster than when using an interpreter. How fast the JIT compiles, and how fast the resulting code runs, depends on the similarity between the instruction sets, and which optimizations the JIT performs.

The Inferno OS includes a framework for JIT compilers which compile Dis programs to native instructions. As all user space programs are Dis programs in Inferno, a JIT compiler is essential to get a responsive system.

#### 3.16.1 The Dis instruction set

The Dis virtual machine uses an instruction set modeled after CISC-processors, providing three-operand memory-to-memory instructions. The authors compare this approach to that of the Java stack-based virtual machine, and notes that the memory-to-memory approach is closer to common processors and makes the JIT compiler more efficient on non stack-based processors [26].

The instructions are organized into modules, which are loaded and compiled to native code separately. Each module has a data segment, and each function gets allocated a frame for local variables. The instructions can access values in the module data or function frame, or indirectly access values whose addresses are stored in one of those locations.

The instruction set has instructions for various datatypes, including 8-bit unsigned integers, 32 and 64-bit signed integers, 64-bit double precision floating-point, UTF-8 encoded strings, pointers, memory, and memory containing pointers.

The virtual machine uses reference-counted garbage collection [26]. As a result of this, pointers have to be handled using special instructions, to ensure that the garbage collector tracks every instance of the pointer. This includes instructions which allocate memory, so that task is moved from the programmer to the virtual machine [7].

The virtual machine has a few registers, to store the program counter, module data pointer, function frame pointer etc., but the registers are not directly accessible through the instruction set.

## 3.16.2 The structure of the virtual machine

The Dis virtual machine defines a C struct for the virtual registers, which is used by the interpreter and the compiled instructions. When moving between the interpreter and compiled code, or from the interpreter to an instruction handler, the normal C calling convention is disregarded, and the virtual registers are used instead. The handler for each instruction is separate from the rest of the interpreter, so the compiled code can call a handler in isolation if there is an instruction that is too complex or too infrequent to implement in the JIT compiler.

When reaching the entry point of each module the virtual machine will check whether the module has been compiled yet, execute it if it has, or try to compile it if it has not. If the compilation fails it uses the interpreter as a fallback. It seems to be possible to set the MUSTCOMPILE or DONTCOMPILE flags in the Dis binary to either force the module to be compiled, or be handled by the interpreter [6]. However, it does not seem like these flags are used by the Limbo compiler.

The Inferno JIT compilers are very simplistic compilers. They use a mixed code approach [2], but the decision to use native or interpreted code is done per instruction based on complexity, not based on how frequently a section is executed. After the first compilation, Inferno does not call the JIT compiler again for the same module, so no further optimizations are possible.

#### 3.16.3 The structure of the JIT compilers

The only public function of a JIT compiler is the compile function, which is called when a new module should be compiled. However, the existing JIT compilers seem to follow the same basic structure.

The compilation is done in two passes. In the first pass each compiled Dis instruction is overwritten by the next one so that the total size and offsets are known for the second pass.

The JIT compiler will try to optimize the compiled instructions based on the information in the instruction, like in the size of the datatype, or by calculating based on the immediate value.

There are many Dis instructions which are complex or not supported by the native instructionset. These are often delegated to the interpreter by loading the operators into the virtual registers and calling the handler function for that instruction.

The JIT compilers often add macros, which are basically functions, to reduce code duplication of sections which are general and is not optimized at compile time. These macros are placed after each module.

## 3.16.4 Implementing the JIT for RISC-V

The best way to implement a new JIT compiler would be to start by delegating all instructions to the interpreter, then implementing one instruction at a time. However, I did not understand the way the Dis JIT compilers usually worked when I started this, so I did not see that possibility. Instead, I decided to look through the code of another JIT compiler line by line, and copy or translate each line as I understood what it did. This means that my JIT compiler implements roughly the same instructions as the one I based the code on. I mostly based my code on the ARM JIT compiler, because I am most familiar with ARM assembly. However, while ARM and RISC-V are RISC architectures, their instruction sets are quite different, so translating was sometimes hard. I sometimes used the MIPS JIT compiler as a second reference because the instruction set it much closer to RISC-V, but the structure and naming convention made the code hard to read.

The JIT compiler has to be careful how it allocates registers. RISC-V usually has 32 registers, however the Plan9 compiler only uses the first 16 to be more compatible with compressed instructions and the planned RV32E instruction set, which only has 16 registers. I decided to use the same restriction for the JIT compiler. Three registers have to be permanently reserved for the current frame pointer, module pointer, and pointer to the virtual registers, five registers are used for storing values for a single Dis instruction, one register is used for constructing 32-bit numbers from immediate values, and one register is used to store the address when loading double indirect operands. Finally, one register is used to store H, the Dis value for invalid pointers. Keeping H in a register simplifies comparing values to H, since it otherwise would have to be loaded into a register each time.

The JIT compiler starts by compiling a module preamble, which sets up the fixed registers, then jumps to the first compiled instruction. Then the first pass is compiled, each instruction overwriting the last, storing the compiled size of each Dis instruction. Then the buffer for the second pass is allocated based on the sizes, and the second pass then writes into the allocated buffer. Finally, initializers and destructors for each datatype is compiled.

The current implementation of the JIT compiler assumes that the **M** and **D** RISC-V extensions are supported by the processor. Arithmetic operations on 64-bit integers are emulated using 32-bit integers instead. Arithmetic operations for 32- and 64-bit integers and 64-bit floating-point numbers is implemented, and have undergone some simple test cases.

The conversion between 64-bit integers and 64-bit floats was initially delegated to the interpreter, however this uncovered an issue with the C compiler. When casting a float to an integer in C, the compiler will round the value by adding 0.5 or -0.5, depending on the sign, and then convert it in software, rounding down to the closest integer. However, the C compiler seems to expect that some registers hold float constants, like 0.5, but because I did not know about this these registers have not been set up, and the registers default to NaN. For the JIT compiler I stepped around these problems by handling more of the conversion in assembly. For conversions from floating-point to 64-bit integer I handle the rounding in assembly, then call the \_d2v function, which uses bit manipulation to handle the rest of the conversion. For conversions from 64-bit integers to floating-point I translated the algorithm in the \_v2d function to assembly, then optimized it to eliminate branches and reduce the number of instructions. The result is that these operations have been implemented using short and efficient assembly code, and the problem

with the C compiler has been circumvented.

When writing the code I added comments to explain the logic and exactly what was happening in the generated instructions, both to make it easier for me to come back to, and for future readers looking to understand the JIT compilers.

The full implementation of the RISC-V JIT compiler is included in appendix E.

#### 3.16.5 Testing the JIT

The JIT compiler can be enabled by setting the cflag global variable in the configuration file higher than 0. The virtual machine will then try to compile all Dis modules before executing them. Of course, in a 2.5k line JIT compiler implemented in one go there was bound to be bugs. The first test run crashed with an illegal access exception, so I started working on ways to ease the debugging process, to more easily fix this and future bugs.

The most important debugging tool for the JIT compiler is the disassembler. While not required for the JIT compiler to work, it is common to implement a disassembler a separate file. For RISC-V I implemented the disassembler in the file /libinterp/das-riscv.c. The disassembler simply takes a pointer to the start of the compiled instructions, and the number of instructions, and prints out the address and assembly for each instruction. I used the standard RISC-V assembly syntax instead of the Plan9 assembly syntax, because it closely resembles how the instructions are laid down in the JIT compiler code. The JIT compiler calls the disassembler for each instruction after pass 2, prefaced with information about the associated Dis instruction. This makes it easy to follow the flow of the program, and check that the fields of the Dis instruction were used correctly.

Sometimes it can be useful to isolate the compiled code for a Dis instruction, to verify that it is correct despite other Dis instruction implementations which have bugs. In such cases it is useful to make all other Dis instructions use the interpreter handler during testing.

One easy way to check the logic of the compiled program is to insert an illegal instruction. This causes an exception, and the exception handler prints out the contents of the registers. For this I created the macro CRASH() which inserts a 32-bit 0, which is an illegal instruction in RISC-V. I have used this to check values loaded from memory, and to check which path of a branch was taken.

Sometimes the compiled code calls to C code, which crashes on illegal pointers. The stack trace will often track back to the calling compiled code, but not further because the compiled code does not use the stack. In these cases the called C code can be modified to print the contents of the virtual registers, which contains the PC of the associated Dis instruction, and arguments to the called function.

There have been many bugs in the JIT compiler, including illegal memory accesses, incorrect jump and branch offsets, mistranslations from ARM assembly, etc. Currently, the JIT compiler can correctly compile a simple print and if-statements. However, when trying to start the full shell the program crashes because of an index error. Further work is required to fix all the bugs and make the JIT compiler fully usable.

## 4 Roadblocks

## 4.1 Debugging

Debugging is an important part of any software development process, and even more so with something as complex as an operating system. However, operating systems are harder to debug because they lack the inherent framework that applications running inside operating systems have. Especially in the early stages of development it is hard to get any debugging information out from the system.

Normal print-debugging can not be used until the system has established a communication channel with the outside, normally through UART, or SBI if the bootloader supports it. It is possible to print to the screen once that is set up, but the screen updates slower, and might not update at all during crashes. In addition, because the graphical pipeline is more complicated than the serial pipeline, trying to print to the screen can trigger bugs and even crash or freeze the system. Therefore, all debug printing is done through UART, while all other prints go both through UART and to the screen.

One alternative is GDB. Normally GDB is a very useful tool, and it is supported by QEMU, so it can debug from the very first instruction. However, most of the functionality of GDB is not available when running Inferno because of incompatibility with the Plan9 compilers. Plan9 and Inferno have their own symbol table format, which GDB does not support, and even if it could, the symbol table does not include enough information about types and line numbers to be usable. The result is that GDB can be used to debug, but it can not link the instructions in the binary to the source code. It can only be used to show a disassembly at the current location, show the value of registers, and set breakpoints at addresses. Passing the -a flag to the linker causes it to print the Plan9 assembly for the whole binary, including addresses, which can be used to figure out where to set breakpoints. However, because Plan9 assembly is different from the style used in GDB, and it includes many pseudoinstruction, figuring out which part is currently executing and finding bugs is very hard, and requires a lot of cross-referencing.

Inferno includes a debugger, called Acid [24, 9], which can debug the kernel [25], and which can be used from the host system through a serial port connection. To do this with QEMU, the serial port has to be exposed as a virtual tty using the -serial pty flag to QEMU. Then Acid has to be executed on the host system, with the command acid -R <pty path> <0S binary path>. However, the OS does not seem to respond to the messages sent by Acid, instead interpreting them as normal user input. This might be because the UART driver or some other step in the pipeline does not correctly identify the Acid control sequence.

The current debugging situation is not ideal, and it means that a lot of time is required to debug even the smallest bugs. The best solution would be to make the linker output contain enough debugging information for GDB to use, but that would require major alterations to the code and structure of the compiler and linker. With UART working, debugging by printing has become a simpler alternative for most situations, at least to find where the bug is.

When debugging the JIT compiler, the debugging methods I use for C does not work as well. The method I have used the most is to insert an illegal instruction as a breakpoint, which causes the trap handler to print information about the registers and the stack. While less flexible than other methods, it is very easy and fast to add and remove the illegal instructions, and to recompile and test. I sometimes use GDB, but that requires setting a breakpoint after each module is compiled, then looking through the disassembled instructions generated by the JIT and find the right address to break on. This makes it a lot more cumbersome to do rapid incremental testing. Inserting debug print statements into the compiled instruction stream is technically possible, but requires a lot of extra code and setup to make efficiently usable in assembly. However, because the compiled code often calls the interpreter, print statements can be inserted into the C code of the interpreter.

#### 4.2 Lack of documentation

While Inferno (or rather Plan9) does have good documentation in general, the documentation relevant to porting, such as documentation of the kernel functions, compilers, and utilities, are at

best a minimal description of behavior, not a full guide.

For example, the documentation for the assembler explains addressing modes, function definitions, and calling conventions, but does not list the available instructions. Because Plan9/Inferno uses an assembly syntax that is meant to be similar for all platforms, but therefore is very different from more common assembly dialects, it is very hard to be sure what the assembly code actually does. I have had to read through the lexer and parser code on several occasions to figure out what an instruction does or how it should be used.

In addition, there is basically no official documentation for porting Inferno to new architectures or platforms. That means that I usually have to read through the code for other platforms, and develop incrementally, figuring out what I need to implement based on the errors I receive. This can be quite difficult because the compiler has vague error messages, and sometimes does not refer to the error location.

The result of this is that this project was very slow and time-consuming compared to how much code I had to write.

## 4.3 Floating-point problems

As mentioned in section 3.16.4, I came across some problems with the Plan9 C-compiler when performing floating-point arithmetic, because it assumes that certain registers hold common double-precision constants. While I discovered this while working on the JIT compiler, this problem affects all double-precision floating-point operations that uses the values the compiler assume are in registers.

Looking through the source code, it seems like this approach is fairly common, though it is not present in the x86 and ARM compilers. The registers the RISC-V compiler expects are listed in table 1. Floating-point constants that are not in this list are either constructed from other constants, or put into the data segment by the linker, and loaded when needed.

To solve this I added a function that is called during system initialization, which loads these values into the registers. With this change, double-precision floating point operations work as expected in C and when using the interpreter.

Because double-precision values can not be used for single-precision operations, and vice versa, separate constants are needed for single-precision operations. Because double-precision is the primary Dis floating-point type, and single-precision is only included for compatibility [7], single-precision values are not given permanent registers, and are always loaded from memory.

However, there seems to be a problem with the single-precision constants. All single-precision constants I have tested have had the hexadecimal representation 0x000001f4. After digging around in the compiler code I discovered that when the linker writes the constant to the data segment, it is read from memory as if it was the highest four bytes of a double-precision value. However, because the value is stored in a four byte single-precision value, the read overflows. See listing 9. This bug is not present in the other compilers, and once found it was easy to fix.

Table 1: The floating-point constant register the compiler expects.

FP register	Value
28	0.0
29	0.5
30	1.0
31	2.0

```
fl = ieeedtof(p->to.ieee);
cast = (char*)&fl;
for(; i < c; i++) {
    buf.dbuf[1] = cast[fnuxi8[i+4]]; // Original version
    buf.dbuf[1] = cast[fnuxi4[i]];
                                      // Fixed version
    1++;
}
```

Listing 9: The bugged code from utils/il/asm.c that writes single-precision floating-point constants to the data section.

#### Random crashes 4.4

The OS seems to have several bugs that trigger at random, which are hard to track down and fix. Because these issues usually appear right after booting, and less than half the time, I have not made them a priority to fix, and instead just try to start the OS again. However, they are serious problems that have to be fixed before Inferno on RISC-V can be used for any real-world purpose.

Here is a list of the issues that I know of:

- There is a problem with the memory management functions that crashes the system. The likelihood of it triggering seems to scale with the number of allocations that are requested. From my testing, the problem seems to be a buffer overflow which overwrites the heap metadata, causing a crash when the memory management functions walks the heap. The source of this overflow will be hard to determine.
- Once in a while, right after starting, QEMU reports an illegal memory access and crashes, before the OS got far enough to print. It might even be a problem with OpenSBI. This should be easy to debug with GDB, however it rarely happens, so one has to set up GDB and run QEMU again and again until it happens. Print-debugging would have to be done through SBI as the crash happens before the UART driver is set up.
- Very rarely the system seems to freeze at boot, without printing anything and without any error messages from QEMU. This might be because of a loop that does not end properly, but it's hard to determine because of the same difficulties with debugging as the issue above.

#### 4.5The timer bug

As mentioned in section 3.9.3, setting timer interrupts infinitely far in the future did not work as expected. While this does not affect programs which sets new timers continuously, like an operating system scheduling processes, it can cause problems for programs which only occasionally set timers.

I decided to test this by writing a small program that only set the timer, to reduce the number of possible errors. I discovered that this problem exists for both 32-bit and 64-bit RISC-V, and both when running in S mode and setting timers through OpenSBI, and when running in M mode and setting the timers directly. This means that the problem lies in QEMU. After looking through the QEMU source code I found the function sifive\_clint\_write\_timecmp in the file /hw/intc/sifive\_clint.c, which handles setting timers for all RISC-V platforms in QEMU. The function is listed in listing 10.

The first issue is on line 63, which converts the number of ticks until the next timer to nanoseconds. For the virtual RISC-V target, NANOSECONDS\_PER\_SECOND/timebase\_freq is 100, which is then multiplied with diff, causing an overflow. This is not really a problem if the timer is set to -1, because the result is still close to -1, but if only the most significant bit is set it will overflow to zero, causing an immediate interrupt.

The second problem is that timer\_mod, which is the general function for setting timers for all QEMU platforms, takes a signed 64-bit integer as its second argument. A bit further down the chain, in timer\_mod\_ns\_locked, this value is set to 0 if it was below 0.

These two problems combined mean that if the number of ticks until the next timer, multiplied with 100, has the most significant bit set, a timer interrupt is triggered immediately.

This bug has been reported to the QEMU developers.

```
38
     * Called when timecmp is written to update the QEMU timer or immediately
39
     * trigger timer interrupt if mtimecmp <= current timer value.
40
41
    static void sifive_clint_write_timecmp(RISCVCPU *cpu, uint64_t value,
42
                                             uint32_t timebase_freq)
43
    {
44
        uint64_t next;
        uint64_t diff;
46
47
        uint64_t rtc_r = cpu_riscv_read_rtc(timebase_freq);
48
        cpu->env.timecmp = value;
50
        if (cpu->env.timecmp <= rtc_r) {</pre>
51
            /* if we're setting an MTIMECMP value in the "past",
52
               immediately raise the timer interrupt */
53
            riscv_cpu_update_mip(cpu, MIP_MTIP, BOOL_TO_MASK(1));
54
            return;
55
        }
56
57
        /* otherwise, set up the future timer interrupt */
58
        riscv_cpu_update_mip(cpu, MIP_MTIP, BOOL_TO_MASK(0));
59
        diff = cpu->env.timecmp - rtc_r;
        /* back to ns (note args switched in muldiv64) */
        next = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
62
            muldiv64(diff, NANOSECONDS_PER_SECOND, timebase_freq);
63
        timer_mod(cpu->env.timer, next);
64
   }
65
```

Listing 10: The implementation of the timer handling for RISC-V in QEMU.

## 5 Conclusion

Through this project I have investigated and tried to solve the challenges of porting the Inferno operating system to RISC-V, including setting up the boot process, programming trap handling, some important drivers, and a Just-In-Time compiler. I have not investigated the challenges of actual hardware platforms, but I believe that porting Inferno to such devices, with the necessary capabilities, should be easy after the groundwork I have done here.

At the end of this project I have created a port of Inferno to RISC-V which can print and receive input, output to a screen, run user processes in an interpreter, and mount a harddrive. In addition, I have started the work on a JIT compiler, which can compile arithmetic and function call instructions correctly.

## 6 Future work

There is still a lot of work to do for Inferno to be fully usable on RISC-V. The crashes mentioned in section 4.4 have to be fixed, the block-device driver has to be improved to increase the performance, and prevent the freeze mentioned in section 3.15. More drivers have to be implemented, especially for real hardware. In addition, the JIT compiler has to be fully tested and fixed to increase the performance of the system. Multi-core support can also be added to increase performance.

After these issues are fixed, and the system has been ported to real hardware, it can be tested on a network of embedded devices. This will show whether Inferno on RISC-V is practical and competitive for the IoT market.

## 7 Acknowledgments

I would like to thank my supervisor, Michael Engel, for his help and advice through this project. I would also like to thank Richard Miller, who wrote the Plan9 RISC-V compiler, without which this project would not have gotten as far.

#### 8 Bibliography

- [1] Krste Asanović and David A Patterson. "Instruction sets should be free: The case for RISC-V". In: *EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146* (2014).
- [2] John Aycock. "A brief history of just-in-time". In: ACM Computing Surveys (CSUR) 35.2 (2003), pp. 97–113.
- [3] Fabrice Bellard. "QEMU, a fast and portable dynamic translator." In: *USENIX Annual Technical Conference, FREENIX Track.* Vol. 41. 2005, p. 46.
- [4] Palmer Dabbelt, Drew Barbier, and Abner Chang, eds. RISC-V Platform-Level Interrupt Controller Specification. RISC-V Foundation. Mar. 2020. URL: https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc (visited on 12/08/2020).
- [5] Palmer Dabbelt and Atish Patra, eds. RISC-V Supervisor Binary Interface Specification. RISC-V Foundation. Sept. 2020. URL: https://github.com/riscv/riscv-sbi-doc/blob/master/riscv-sbi.adoc (visited on 12/08/2020).
- [6] Dis object file. Vita Nuova Limited. URL: http://www.vitanuova.com/inferno/man/6/dis.html (visited on 07/18/2021).
- [7] Dis Virtual Machine Specification. Lucent Technologies Inc, Vita Nuova Limited. Sept. 2000. URL: http://www.vitanuova.com/inferno/papers/asm.pdf (visited on 06/05/2021).
- [8] Sean Dorward et al. The Inferno Operating System. Lucent Technologies, Bell Labs. 1997. URL: http://www.vitanuova.com/inferno/papers/bltj.pdf (visited on 12/08/2020).
- [9] Tad Hunt. Acid Reference Manual. Vita Nuova, Lucent Technologies. 2000. URL: http://www.vitanuova.com/inferno/papers/acid.pdf (visited on 08/01/2021).
- [10] Inferno OS. 2014. URL: http://lynxline.com/category/inferno/(visited on 12/08/2020).
- [11] Brian W. Kernighan. A Descent into Limbo. Vita Nuova, Bell Labs. 2005. URL: http://doc.cat-v.org/inferno/4th\_edition/limbo\_language/descent (visited on 08/01/2021).
- [12] Lab 10, Bss, memory pools, malloc. 2013. URL: http://lynxline.com/lab-10-bss-menpools-malloc/ (visited on 12/08/2020).
- [13] Lab 18, we have a screen! 2013. URL: http://lynxline.com/lab-18-we-have-a-screen/ (visited on 06/15/2021).
- [14] Lab 9, coding assembler part. 2013. URL: http://lynxline.com/lab-9-coding-assembler-part/ (visited on 12/08/2020).
- [15] Richard Miller. Nov. 9, 2020. URL: https://bitbucket.org/inferno-os/inferno-os/pull-requests/8 (visited on 07/30/2021).
- [16] Richard Miller. Mar. 3, 2021. URL: https://9p.io/sources/contrib/miller/riscvold.tar (visited on 07/30/2021).
- [17] Richard Miller. May 28, 2021. URL: https://9p.io/sources/contrib/miller/riscv.tar (visited on 07/30/2021).
- [18] Rob Pike et al. *Plan 9 from Bell Labs*. Bell Labs. URL: http://9p.io/sys/doc/9.html (visited on 12/08/2020).
- [19] QEMU. URL: https://gitlab.com/qemu-project/qemu (visited on 07/30/2021).
- [20] Linus Torvalds, ed. Linux Kernel. URL: kernel.org (visited on 06/05/2021).

- [21] Virtual I/O Device (VIRTIO) Version 1.1. Oasis Open. Apr. 2019. URL: https://docs.oasis-open.org/virtio/virtio/v1.1/virtio-v1.1.pdf (visited on 06/05/2021).
- [22] The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2019121. Tech. rep. RISC-V Foundation, Dec. 2019.
- [23] The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 20190608-Priv-MSU-Ratified. Tech. rep. RISC-V Foundation, June 2019.
- [24] Phil Winterbottom. Acid: A Debugger Built From A Language. 1995. URL: http://doc.cat-v.org/plan\_9/2nd\_edition/papers/acid/ (visited on 12/08/2020).
- [25] Phil Winterbottom. Native Kernel Debugging with Acid. URL: http://doc.cat-v.org/inferno/4th\_edition/kernel\_debugging/ (visited on 06/05/2021).
- [26] Phil Winterbottom and Rob Pike. The design of the Inferno virtal machine. Lucent Technologies, Bell Labs. URL: http://www.vitanuova.com/inferno/papers/hotchips.pdf (visited on 06/05/2021).

# Appendices

## A /os/virtriscv/virtriscv

```
dev
             root
2
             cons
             env
4
             mnt
5
             pipe
             prog
             srv
             dup
             uart
10
11
             sd
12
             pointer
13
14
             draw
                     screen
             pointer
15
16
17
                     bootp ip ipv6 ipaux iproute arp netlog ptclbsum iprouter plan9 nullmedium pktmedium netaux
18
    ip
19
20
             tcp
             udp
21
             ipifc
22
23
             icmp
             icmp6
24
             ipmux
26
    lib
^{27}
             interp
28
             math
29
             draw
30
             memlayer
31
             memdraw
32
33
             tk
             sec
34
             kern
35
36
    misc
37
             uarti8250
38
39
             sdvirtblk
40
41
             sys
42
             draw
43
44
             tk
             math
45
46
47
    port
             alarm
48
49
             alloc
             allocb
50
51
             chan
52
             dev
             dial
53
             dis
             discall
55
             exception
56
             {\tt exportfs}
             inferno
58
             latin1
59
             nocache
             nodynld
61
62
             parse
63
             pgrp
             print
64
65
             proc
             qio
66
             qlock
67
68
             random
             sysfile
69
             taslock
70
71
             xalloc
72
73
    code
             int kernel_pool_pcnt = 10;
74
```

```
int main_pool_pcnt = 40;
              int heap_pool_pcnt = 20;
76
              int image_pool_pcnt = 40;
77
              int cflag=0;
78
              int swcursor=1;
79
80
              int consoleprint=1;
81
82
     init
83
              virtriscvinit
84
85
     root
86
              /chan
              /dev
87
              /dis
              /lib
89
              /env
90
              /fd
91
              /net
92
              /prog
93
              /n
94
              /n/local
95
96
              /n/dos
              /tmp
97
              /dis/lib
98
99
              /dis/disk
              /osinit.dis
100
101
              /dis/sh.dis
              /dis/tiny/sh.dis
102
              /dis/ls.dis
103
              /dis/mc.dis
104
              /dis/lc
105
              /dis/ps.dis
106
107
              /dis/ns.dis
              /dis/cat.dis
108
              /dis/bind.dis
109
              /dis/mount.dis
110
              /dis/mntgen.dis
111
112
              /dis/listen.dis
              /dis/export.dis
113
              /dis/unmount.dis
114
115
              /dis/sleep.dis
              /dis/pwd.dis
116
              /dis/echo.dis
117
118
              /dis/cd.dis
              /dis/netstat.dis
119
120
              /dis/styxlisten.dis
              /dis/time.dis
121
              /dis/lib/arg.dis
122
123
              /dis/lib/auth.dis
              /dis/lib/lock.dis
124
              /dis/lib/rand.dis
125
              /dis/lib/random.dis
126
              /dis/lib/dial.dis
127
              /dis/lib/bufio.dis
128
              /dis/lib/timers.dis
129
              /dis/lib/string.dis
130
131
              /dis/lib/filepat.dis
              /dis/lib/readdir.dis
132
              /dis/lib/workdir.dis
133
              /dis/lib/daytime.dis
134
              /dis/lib/nametree.dis
135
              /dis/lib/styxservers.dis
136
      # disk support
137
              /usr
138
139
              /usr/inferno
              /dis/dd.dis
140
              /dis/fs.dis
141
              /dis/dossrv.dis
142
              /dis/lib/fslib.dis
143
              /dis/lib/fsproto.dis
144
145
              /dis/lib/fsfilter.dis
              /dis/zeros.dis
146
147
              /dis/disk
              /dis/disk/calc.tab.dis
148
              /dis/disk/fdisk.dis
149
              /dis/disk/format.dis
```

```
/dis/disk/ftl.dis
151
              /dis/disk/kfs.dis
152
              /dis/disk/kfscmd.dis
153
              /dis/disk/mbr.dis
154
              /dis/disk/mkext.dis
155
156
              / {\tt dis}/ {\tt disk/mkfs.dis}
157
              /dis/disk/pedit.dis
              /dis/disk/prep.dis
158
              /dis/lib/disks.dis
159
              /dis/lib/styx.dis
160
     # misc
161
162
              /dis/math/sieve.dis
     # structure
163
              /boot
164
              /man
165
              /fonts /
166
              /icons /
167
              /module /
168
              /locale /
169
170
              /services
```

#### B /os/virtriscv/mkfile

```
-*-makefile-*-
    <../../mkconfig
2
3
     \#Configurable\ parameters
5
                                      #default configuration
6
    CONF=virtriscv
     CONFLIST=virtriscv
    SYSTARG=$OSTARG
    OBJTYPE=riscv
10
    INSTALLDIR=$R00T/Inferno/$0BJTYPE/bin #path of directory where kernel is installed
11
12
    LOADADDR=0x80400000
13
14
    $\text{ROOT/mkfiles/mkfile-$SYSTARG-$OBJTYPE} #set vars based on target system
15
16
    $SHELLNAME ../port/mkdevlist $CONF
17
18
    HFTLES=\
19
20
             mem.h\
             dat.h\
21
             fns.h\
22
             io.h\
23
24
    OBJ=\
             load. $0\
26
             clock.$0\
27
             portclock.$0\
28
             mul64fract.$0\
29
             tod.$0\
30
             plic.$0\
31
             sbi.$0\
32
33
             inb.$0
             dump.$0\
34
             csr.$0\
35
36
             trap.$0\
             intr.$0\
37
38
             virtio.$0\
             input.$0\
39
             kbd.$0\
40
41
             mouse. $0\
             gpu.$0\
42
             archvirtriscv.$0\
43
44
             main. $0\
             $RISCVOBJ\
45
46
             $IP\
             $DEVS\
47
             $ETHERS\
48
49
             $LINKS\
             $PORT\
50
51
             $MTSC\
52
             $OTHERS
             $CONF.root.$0\
53
54
    LIBNAMES=${LIBS:%=lib%.a}
55
    LIBDIRS=$LIBS
56
57
    CFLAGS=-wFV -I$R00T/Inferno/$0BJTYPE/include -I$R00T/include -I$R00T/libinterp
58
    KERNDATE= \{\$NDATE}
59
    default:V: i$CONF
61
62
     i$CONF: $OBJ $CONF.c $CONF.root.h $LIBNAMES
63
             $CC $CFLAGS -DKERNDATE=$KERNDATE $CONF.c
64
             $LD -1 -o $target -H5 -T$LOADADDR $OBJ $CONF.$O $LIBFILES
65
66
    install:V: i$CONF
67
             cp i$CONF $INSTALLDIR/i$CONF
69
    <../port/portmkfile
70
71
    trap.$0: csr.h
72
73
    main.$0: $ROOT/Inferno/$OBJTYPE/include/ureg.h csr.h
```

### C /os/virtriscv/main.c

```
#include "u.h"
    #include "../port/lib.h"
2
    #include "dat.h"
    #include "mem.h"
    #include "fns.h"
    #include "../port/uart.h"
    #include "sbi.h"
    #include "virtio.h"
    #include "version.h"
10
    #define MAXCONF
11
12
    Conf conf;
13
    Mach *m = (Mach*)MACHADDR;
14
    Proc *up = 0;
15
16
    char *confname[MAXCONF];
17
    char *confval[MAXCONF];
18
    int nconf;
19
20
    extern int main_pool_pcnt;
21
22
    extern int heap_pool_pcnt;
23
    extern int image_pool_pcnt;
24
25
    extern freginit(void);
26
    /* Unimplemented functions */
27
           fpinit(void) {}
28
    void
            FPsave(void*) {}
29
           FPrestore(void*) {}
30
    void
            segflush(void*, ulong) { return 0; }
31
            idlehands(void) { return; }
    void
32
          setpanic(void) { return; }
33
    void
34
35
36
    pcmspecial(char *idstr, ISAConf *isa)
37
38
            return -1;
39
40
41
    void
    exit(int panic)
42
43
44
             if (panic) {
                  iprint("PANIC\n");
45
46
47
            SBI_SHUTDOWN();
48
49
            for (;;);
50
51
52
    void
    reboot(void)
53
54
             spllo();
55
            print("Rebooting\n");
56
             (*(volatile unsigned char*)(0x0000)) = 1;
57
58
59
    void
    halt(void)
61
62
            spllo();
63
            print("CPU halted\n");
64
            while (1) {
65
                 wait_for_interrupt();
66
67
    }
68
69
70
71
    addconf(char *name, char *val)
72
             if(nconf >= MAXCONF)
73
74
                     return;
```

```
confname[nconf] = name;
              confval[nconf] = val;
76
77
              nconf++;
     }
78
79
80
     char*
     getconf(char *name)
81
82
              int i;
83
84
              for(i = 0; i < nconf; i++)
85
                       if(cistrcmp(confname[i], name) == 0)
86
87
                               return confval[i];
              return 0;
     }
89
90
     void
91
     confinit(void)
92
93
     {
              ulong base;
94
              conf.topofmem = 128*MiB + RAMBOOT;
95
96
              base = PGROUND((ulong)end);
97
98
              conf.base0 = base;
99
              conf.npage1 = 0;
100
101
              conf.npage0 = (conf.topofmem - base)/BY2PG;
              conf.npage = conf.npage0 + conf.npage1;
102
              conf.ialloc = (((conf.npage*(main_pool_pcnt))/100)/2)*BY2PG;
103
104
              conf.nproc = 100 + ((conf.npage*BY2PG)/MB)*5;
105
              conf.nmach = MAXMACH;
106
107
              print("Conf: top=0x%lux, npage0=0x%lux, ialloc=0x%lux, nproc=0x%lux\n",
108
109
                               conf.topofmem, conf.npage0,
                               conf.ialloc, conf.nproc);
110
     }
111
112
     void
113
114
     poolsizeinit(void)
115
              u64int nb;
116
              nb = conf.npage*BY2PG;
117
              poolsize(mainmem, (nb*main_pool_pcnt)/100, 0);
118
              poolsize(heapmem, (nb*heap_pool_pcnt)/100, 0);
119
120
              poolsize(imagmem, (nb*image_pool_pcnt)/100, 1);
     }
121
122
     void
123
     init0(void)
124
125
     {
              Osenv *o;
126
              char buf[2*KNAMELEN];
127
128
              up->nerrlab = 0;
129
130
131
              print("Starting init0()\n");
              spllo();
132
133
              if(waserror())
134
                      panic("init0 %r");
135
136
137
              o = up->env;
              o->pgrp->slash = namec("#/", Atodir, 0, 0);
138
139
              cnameclose(o->pgrp->slash->name);
              o->pgrp->slash->name = newcname("/");
140
              o->pgrp->dot = cclone(o->pgrp->slash);
141
142
              chandevinit():
143
144
              if(!waserror()){
145
                      ksetenv("cputype", "riscv", 0);
snprint(buf, sizeof(buf), "riscv %s", conffile);
146
147
                       ksetenv("terminal", buf, 0);
148
                       poperror();
149
              }
150
```

```
151
              poperror();
152
153
              disinit("/osinit.dis");
154
     }
155
156
     void
157
     userinit(void)
158
159
     {
              Proc *p;
160
161
              Osenv *o;
162
              p = newproc();
163
164
              o = p->env;
165
              o->fgrp = newfgrp(nil);
166
              o->pgrp = newpgrp();
167
              o->egrp = newegrp();
168
              kstrdup(&o->user, eve);
169
170
              strcpy(p->text, "interp");
171
172
              p->fpstate = FPINIT;
173
174
175
              p->sched.pc = (ulong)init0;
              p->sched.sp = (ulong)p->kstack+KSTACK-8;
176
177
              ready(p);
178
     }
179
180
     int
181
     main() {
182
183
              char input;
184
              memset(edata, 0, end-edata);
185
              memset(m, 0, sizeof(Mach));
186
187
              freginit();
188
              confinit();
189
              xinit();
190
191
              poolinit();
              poolsizeinit();
192
193
194
              trapinit();
              clockinit();
195
196
              printinit();
              i8250console();
197
              serwrite = uartputs;
198
199
              virtio_init();
              input_init();
200
              screeninit();
201
202
              print("\nRISC-V QEMU\n");
203
              \label{linear_no_n} $$ print("Inferno OS %s Vita Nuova\n'n", VERSION); 
204
205
              procinit();
206
207
              links();
              chandevreset();
208
209
              eve = strdup("inferno");
210
211
              userinit();
212
              schedinit();
213
214
215
              halt();
              return 0;
216
     }
217
```

#### D /os/virtriscv/sdvirtblk.c

```
#include "u.h"
    #include "../port/lib.h"
2
    #include "mem.h"
     #include "dat.h"
    #include "fns.h"
    #include "io.h"
    #include "virtio.h"
    #include "../port/sd.h"
10
    extern SDifc sdvirtblkifc;
11
12
    SDev *head;
13
14
    static int
15
    blk_virtq_init(virtio_dev *dev)
16
17
             if (dev->queues == 0) {
18
                     dev->queues = malloc(sizeof(virtq));
19
                     dev->numqueues = 1;
20
21
22
                     if (dev->queues == 0) {
                             panic("Virtio blk: Could not allocate queues. Malloc failed\n");
23
24
25
                     if (virtq_alloc(dev, 0, 0) != 0) {
26
                             panic("Virtio blk: Failed to create event queue");
27
                             return -1;
28
                     }
29
30
                     dev->queues[0].default_handler = nil;
31
                     dev->queues[0].default_handler_data = dev;
32
33
            }
34
            return 0:
35
36
    }
37
38
    static int
    blk_enable(SDev* sdev)
39
    {
40
41
             virtio_enable_interrupt(sdev->ctlr, nil);
42
             return 1;
43
    }
44
45
46
    static int
    blk_disable(SDev* sdev)
47
    {
48
49
             virtio_disable_interrupt(sdev->ctlr);
50
51
            return 1:
52
    }
53
    static SDev*
54
    blk_pnp(void)
55
56
    {
57
             virtio_dev *dev;
             SDev *sdev;
58
            SDev **next:
59
             for (next = &head; *next != 0; *next = (*next)->next) {}
61
62
             while ((dev = virtio_get_device(VIRTIO_DEV_BLOCK)) != 0) {
63
                     int err = virtio_setup(dev, "BLK", blk_virtq_init, VIRTIO_F_ANY_LAYOUT
64
                                             | VIRTIO_F_RING_INDIRECT_DESC | VIRTIO_F_RING_EVENT_IDX
65
                                             | VIRTIO_BLK_F_RO | VIRTIO_BLK_F_SIZE_MAX | VIRTIO_BLK_F_SEG_MAX);
66
67
                     switch (err) {
                     case 0:
69
                             sdev = malloc(sizeof(SDev));
70
                             sdev->ctlr = dev;
71
                             sdev->ifc = &sdvirtblkifc;
72
73
                             sdev->nunit = 1;
74
```

```
*next = sdev;
                               next = &sdev->next;
76
77
                               blk_enable(sdev);
78
79
80
                               break;
                      case -1:
81
                               iprint("Virtio blk rejected features\n");
82
83
                      case -2:
84
                               iprint("Virtio blk queue error\n");
85
                               break;
86
                      default:
87
                               iprint("Virtio blk unknown error during setup %d\n", err);
89
                      }
90
             }
91
92
              return head;
93
94
95
96
     static SDev*
     blk_id(SDev* sdev)
97
98
99
              char name[16];
              virtio_dev *dev;
100
             static char idno[16] = "0123456789";
101
102
              for (int i = 0; sdev != nil; sdev = sdev->next) {
103
104
                      if (sdev->ifc == &sdvirtblkifc) {
                               sdev->idno = idno[i++];
105
106
                               snprint(name, sizeof(name), "virtblk%c", sdev->idno);
107
                               kstrdup(&sdev->name, name);
108
109
                      }
              }
110
111
112
              return nil;
113
114
     static int
115
     blk_verify(SDunit *unit)
116
117
              virtio_dev *dev = unit->dev->ctlr;
118
119
120
              {\tt snprint((void*) \ \&unit->inquiry[8], \ sizeof(unit->inquiry)-8,}
                       "VIRTIO port %d Block Device", dev->index);
121
122
              unit->inquiry[4] = sizeof(unit->inquiry)-4;
124
              return 1;
125
126
127
128
     static int
     blk_online(SDunit *unit)
129
130
     {
131
              virtio_dev *dev = (virtio_dev*) unit->dev->ctlr;
             virtio_blk_config *config = (virtio_blk_config*) &dev->regs->config;
132
133
              if (dev->features & VIRTIO_BLK_F_BLK_SIZE) {
134
                      unit->secsize = config->blk_size;
135
             } else {
136
137
                      unit->secsize = 512;
              }
138
139
              unit->sectors = config->capacity;
140
141
             return 1;
142
     }
143
144
     static long
145
     blk_bio(SDunit* unit, int lun, int write, void* data, long nb, long bno)
146
147
              ulong len = nb * unit->secsize;
148
              virtio_dev *dev = (virtio_dev*) unit->dev->ctlr;
149
              virtio_blk_config *config = (virtio_blk_config*) &dev->regs->config;
150
```

```
virtio_blk_req *req;
151
              uchar *status;
152
153
              if (write && dev->features & VIRTIO_BLK_F_RO) {
154
                       // The drive is read-only
155
156
                      iprint("VIRTIO block write of read only device\n");
                      return -1;
157
             } else if (bno + nb > config->capacity) {
158
                       // Out of bounds
159
                      iprint("VIRTIO block device %s out of bounds\n", write ? "Write" : "Read");
160
161
                      return -1;
              }
162
163
              req = malloc(sizeof(*req));
              req->type = write ? VIRTIO_BLK_T_OUT : VIRTIO_BLK_T_IN;
165
              req->sector = (bno * unit->secsize) / 512; // VIRTIO always uses sectors of 512, though the device might
166
              status = &req->status;
167
              *status = 255;
168
169
              virtq_add_desc_chain(&dev->queues[0], nil, nil, 3,
170
171
                                    req, VIRTIO_BLK_HDR_SIZE, 0,
                                    data, len, write ? 0 : 1,
172
                                    status, VIRTIO_BLK_STATUS_SIZE, 1);
173
174
              virtq_make_available(&dev->queues[0]);
175
176
              virtq_notify(dev, 0, 0, -1);
177
              // Block until the drive responds
178
179
             while (*status == 255) {}
180
              switch (*status) {
181
              case VIRTIO_BLK_S_OK:
182
                      free(req);
183
184
                      return len:
                      break;
185
             case VIRTIO_BLK_S_IOERR:
186
                      iprint("VIRTIO block device IO error\n");
187
                      break;
188
              case VIRTIO_BLK_S_UNSUPP:
189
                      iprint("VIRTIO block device unsupported operation\n");
190
                      break;
191
              default:
192
                      iprint("VIRTIO block device returned %d\n", status);
193
                      error("Unknown VIRTIO block device return code\n");
194
195
             }
196
              free(req);
197
              return -1;
198
     }
199
200
     SDifc sdvirtblkifc = {
201
              "virtblk",
                                                /* name */
202
203
                                                /* pnp */
              blk_pnp,
204
                                                /* legacy */
205
              nil,
              blk_id,
                                                /* id */
206
                                                /* enable */
              blk_enable,
207
                                                /* disable */
208
              blk_disable,
209
             blk_verify,
                                                /* verify */
210
211
             blk_online,
                                                /* online */
              nil,
                                                /* rio */
212
                                                /* rctl */
             nil.
213
214
              nil,
                                                /* wctl */
215
                                                /* bio */
              blk_bio,
216
     };
217
```

#### E /libinterp/comp-riscv.c

```
#include "lib9.h"
1
    #include "isa.h"
2
    #include "interp.h"
3
    #include "raise.h"
4
6
     * JIT compiler to RISC-V.
7
     * Assumes that processor supports at least rv32mfd.
8
9
     st Note that the operand order is different than the JIT compilers
10
11
     * for other architectures, both for instructions and functions.
     * The general order is rd, rs, imm. The exception is store instructions,
12
     * which goes against the instruction operand ordering by having the source
     * register first.
14
15
16
    enum {
17
                    = 0,
            R.O
18
19
                    = 1,
                    = 2,
            R2
20
                    = 3,
21
            R3
                    = 4,
            R4
22
            R5
                    = 5.
23
24
            R6
                    = 6,
            R7
                    = 7,
25
                    = 8,
26
            R.8
            R9
                    = 9,
27
                    = 10,
            R.10
28
                    = 11,
29
            R.11
            R12
                    = 12,
30
                    = 13.
            R13
31
            R14
                    = 14,
            R15
                    = 15,
33
34
            Rlink = 1,
35
                    = 2,
            Rsp
36
                   = 8,
37
            Rarg
38
            // Temporary registers
39
40
                  = 4, // Used for building constants and other single-instruction values
                    = 5, // Used for intermediate addresses for double indirect
41
42
43
            // Permanent registers
                  = 6, // Contains H, which is used to check if values are invalid
44
45
            // Registers for storing arguments and other mid-term values
46
            RAO
                 = 8,
47
                    = 9,
            RA1
            RA2
                    = 10,
49
                    = 11,
            RA3
50
            RA4
                  = 12,
51
52
            Rfp
                  = 13, // Frame pointer
53
                  = 14, // Module pointer
            Rmp
54
                  = 15, // Pointer to the REG struct
            Rreg
55
            // Floating-point registers
57
                 = 0,
            FΟ
58
            F1
                    = 1,
59
            F2
                    = 2,
60
                    = 3,
            F3
61
            F4
62
            F5
                    = 5,
63
            F6
                    = 6,
65
            // Opcodes
66
                                            // 0b0110011
            OΡ
                            = 51,
            OPimm
                            = 19,
                                            // 0b0010011
68
                                            // 0b1010011
                            = 83,
69
            OPfp
70
            OPlui
                            = 55,
                                            // 0b0110111
                                            // 0b0010111
            OPauipc
                            = 23,
71
                                            // 0b1101111
                            = 111,
72
            OPjal
                            = 103,
                                            // 0b1100111
            OPjalr
73
            OPbranch
                            = 99,
                                             // 0b1100011
74
```

```
OPload
                              = 3,
                                               // 0b0000011
                              = 7,
             OPloadfp
                                               // 0b0000111
76
                                               // 0b0100011
                              = 35,
77
             OPstore
             OPstorefp
                              = 39,
                                               // 0b0100111
78
                              = 15,
                                               // 0b0001111
             OPmiscmem
79
                                               // 0b1110011
             OPsystem
                              = 115,
80
                              = 47,
                                               // 0b0101111
             OPamo
81
                              = 67,
                                               // 0b1000011
             NPmadd
82
                                               // 0b1001111
             OPnmadd
                              = 79,
83
                                               // 0b1000111
             OPmsub
                              = 71,
84
                              = 75,
                                               // 0b1001011
             OPnmsub
85
86
             // Rounding modes
87
             RNE
                              = 0, // Round to nearest, ties to even
                              = 1, // Round towards zero
             RTZ
89
                              = 2, // Round down
             RDN
90
                              = 3, // Round up
             RUP
             RMM
                              = 4, // Round to nearest, ties to max magnitude
92
                              = 7, // Use default
             RDYN
93
94
                              = RDYN, // Default rounding mode
95
96
             // Flags to mem
97
                              // Load 32-bit word
             Ldw = 1,
98
99
             Ldh,
                              // Load 16-bit half-word (with sign-extension)
             Ldb,
                              // Load 8-bit byte (with sign-extension)
100
101
             Ldhu.
                              // Load 16-bit unsiged half-word
             Ldbu,
                              // Load 8-bit unsigned byte
102
                              // Load 32-bit single-precision float
             Lds,
103
                              // Load 64-bit double-precision float
104
             Ldd.
105
                              // Store 32-bit word
             Stw,
106
             Sth,
                              // Store 16-bit half-word
107
             Stb,
                              // Store 8-bit byte
108
                              // Store 32-bit single-precision float
109
             Sts.
             Std,
                              // Store 64-bit double-precision float
110
111
                              // Special flag for operand functions
112
             Laddr.
                              // Moves the address of the operand to a register
113
114
             // Flags to branch
115
             EQ = 1,
116
             NF.
117
118
             LT,
             LE.
119
120
             GT.
121
             GE,
122
             // Flags to punt
123
             SRCOP
                     = (1<<0),
124
                     = (1<<1),
             DSTOP
125
             WRTPC = (1 << 2),
126
             TCHECK = (1 << 3),
127
             NEWPC = (1 << 4),
128
             DBRAN = (1 << 5),
129
             THREOP = (1 << 6),
130
131
             // The index of each macro
132
             MacFRP = 0,
133
             MacRET,
134
             MacCASE,
135
             MacCOLR,
136
             MacMCAL,
137
             MacFRAM.
138
139
             MacMFRA,
             MacRELQ,
140
             NMACRO
141
142
     }:
143
     // Masks for the high and low portions of immidiate values
144
145
     #define IMMSIGNED
                           0xFFFFF800
                              0xFFFFF000
     #define IMMH
146
147
     #define IMML
                              0x00000FFF
148
     // Check if a immidiate has to be split over multiple instructions
149
     #define SPLITIMM(imm)
                                                                ((((((ulong)(imm)) & IMMSIGNED) != 0)) && (((ulong)(imm))

⇔ ℰ IMMSIGNED) != IMMSIGNED))
```

```
#define SPLITH(imm)
                                                                                                    ((((ulong)(imm)) + ((((ulong)(imm)) & (1 << 11)) ? (1 << 12) :
152
        → 0)) & IMMH)
        #define SPLITL(imm)
                                                                                                    (((ulona)(imm)) & IMML)
153
154
        // Extract bits of immidiate values, like imm[11:5]. Basically shifts to the right and masks
155
        // Examples:
156
        // imm[11:5] -> IMM(imm, 11, 5)
157
        // imm[11:0] -> IMM(imm, 11, 0)
158
        // imm[11] -> IMM(imm, 11, 11)
159
                                                                                                    ((((ulong)(imm)) >> (from)) & ((1 << ((to)-(from)+1)) -
        #define IMM(imm, to, from)
160
        \hookrightarrow 1))
161
        // All RISC-V instruction encoding variants. Set up with LSB on the left and MSB on the right, opposite to the
        \hookrightarrow tables in the RISC-V specification
163
        #define Iimm(imm)
                                                                                                    (IMM(imm, 11, 0)<<20)
164
        #define Simm(imm)
                                                                                                    ((IMM(imm, 4, 0)<<7) | (IMM(imm, 11, 5)<<25))
165
                                                                                                    (({\it IMM(imm,\ 11,\ 11)}{<<7})\ |\ ({\it IMM(imm,\ 4,\ 1)}{<<8})\ |\ ({\it IMM(imm,\ 4,\ 1)}{<8})\ |\ ({\it I
166
        #define Bimm(imm)
         \hookrightarrow 10, 5)<<25) | (IMM(imm, 12, 12)<<30))
        #define Uimm(imm)
                                                                                                    ((IMM(imm, 31, 12)<<12))
167
        #define Jimm(imm)
                                                                                                    ((IMM(imm, 19, 12)<<12) | (IMM(imm, 11, 11)<<20) |
168
         \leftrightarrow (IMM(imm, 10, 1)<<21) | (IMM(imm, 20, 20)<<30))
169
170
        #define Rtype(op, funct3, funct7, rd, rs1, rs2)
                                                                                                    gen((op) | ((rd)<<7) | ((funct3)<<12) | ((rs1)<<15) |</pre>
         \leftrightarrow ((rs2) << 20) \mid ((funct7) << 25))
171
        #define R4type(op, funct3, funct2, rd, rs1, rs2, rs3)
                                                                                                   gen((op) | ((rd)<<7) | ((funct3)<<12) | ((rs1)<<15) |
        \hookrightarrow ((rs2)<<20) | ((funct2)<<25) | ((rs3)<<27))
        \#define\ Itype(op,\ funct3,\ rd,\ rs1,\ imm)
                                                                                                   gen((op) | ((rd)<<7) | ((funct3)<<12) | ((rs1)<<15) |
172
         #define Stype(op, funct3, rs1, rs2, imm)
                                                                                                   gen((op) | ((funct3)<<12) | ((rs1)<<15) | ((rs2)<<20) |
173

    Simm(imm))

        #define Btype(op, funct3, rs1, rs2, imm)
                                                                                                   gen((op) | ((funct3)<<12) | ((rs1)<<15) | ((rs2)<<20) |

    Bimm(imm))

                                                                                                    gen((op) | ((rd)<<7) | Uimm(imm))
175
        #define Utype(op, rd, imm)
        #define Jtype(op, rd, imm)
                                                                                                   gen((op) | ((rd)<<7) | Jimm(imm))
176
177
        /* Macros for laying down RISC-V instructions. Uses the instruction name from the specification */
178
179
180
        // Upper immediate instructions
        #define LUI(dest, imm)
                                                                                                    Utype(OPlui, dest, imm)
181
        #define AUIPC(dest, imm)
                                                                                                    Utype(OPauipc, dest, imm)
182
183
        // Jump instructions
184
        #define JAL(dest, offset)
                                                                                                   Jtype(OPjal, dest, offset)
185
        #define JALR(dest, base, offset)
                                                                                                   Itype(OPjalr, 0, dest, base, offset)
186
187
        // Branch instructions
188
        #define BEQ(src1, src2, offset)
                                                                                                   Btype(OPbranch, 0, src1, src2, offset)
        #define BNE(src1, src2, offset)
                                                                                                    Btype(OPbranch, 1, src1, src2, offset)
190
                                                                                                    Btype(OPbranch, 4, src1, src2, offset)
        #define BLT(src1, src2, offset)
191
        #define BGE(src1, src2, offset)
                                                                                                    Btype(OPbranch, 5, src1, src2, offset)
192
                                                                                                    Btype(OPbranch, 6, src1, src2, offset)
        #define BLTU(src1, src2, offset)
193
                                                                                                    Btype(OPbranch, 7, src1, src2, offset)
194
        #define BGEU(src1, src2, offset)
195
        // Load instructions
196
        #define LB(dest, base, imm)
                                                                                                    Itype(OPload, 0, dest, base, imm)
197
        #define LH(dest, base, imm)
                                                                                                    Itype(OPload, 1, dest, base, imm)
198
199
        #define LW(dest, base, imm)
                                                                                                    Itype(OPload, 2, dest, base, imm)
        #define LBU(dest, base, imm)
                                                                                                    Itype(OPload, 4, dest, base, imm)
200
                                                                                                    Itype(OPload, 5, dest, base, imm)
        #define LHU(dest, base, imm)
201
202
        // Store instructions
203
        #define SB(src, base, imm)
                                                                                                    Stype(OPstore, 0, base, src, imm)
204
205
        #define SH(src, base, imm)
                                                                                                    Stype(OPstore, 1, base, src, imm)
        #define SW(src, base, imm)
                                                                                                    Stype(OPstore, 2, base, src, imm)
206
207
        // Arithmetic immediate instructions
208
        #define ADDI(dest, src, imm)
                                                                                                    Itype(OPimm, 0, dest, src, imm)
209
210
        #define SLTI(dest, src, imm)
                                                                                                    Itype(OPimm, 2, dest, src, imm)
        #define SLTIU(dest, src, imm)
                                                                                                    Itype(OPimm, 3, dest, src, imm)
211
        #define XORI(dest, src, imm)
                                                                                                    Itype(OPimm, 4, dest, src, imm)
212
        #define ORI(dest, src, imm)
                                                                                                    Itype(OPimm, 6, dest, src, imm)
213
        #define ANDI(dest, src, imm)
                                                                                                    Itype(OPimm, 7, dest, src, imm)
214
215
        #define SLLI(dest, src, shamt)
                                                                                                    Itype(OPimm, 1, dest, src, shamt)
```

```
#define SRLI(dest, src, shamt)
                                                               Itype(OPimm, 5, dest, src, shamt)
     #define SRAI(dest, src, shamt)
                                                               Itype(OPimm, 5, dest, src, shamt | (1<<10))
218
219
     // Arithmetic register instructions
220
     #define ADD(dest, src1, src2)
                                                               Rtype(OP, 0, 0, dest, src1, src2)
221
     #define SUB(dest, src1, src2)
                                                               Rtype(OP, 0, (1<<5), dest, src1, src2)
222
     #define SLL(dest, src1, src2)
                                                               Rtype(OP, 1, 0, dest, src1, src2)
223
     #define SLT(dest, src1, src2)
                                                               Rtype(OP, 2, 0, dest, src1, src2)
224
     #define SLTU(dest, src1, src2)
                                                               Rtype(OP, 3, 0, dest, src1, src2)
     #define XOR(dest, src1, src2)
                                                               Rtype(OP, 4, 0, dest, src1, src2)
226
                                                               Rtype(OP, 5, 0, dest, src1, src2)
227
     #define SRL(dest, src1, src2)
228
     #define SRA(dest, src1, src2)
                                                               Rtype(OP, 5, (1<<5), dest, src1, src2)
     #define OR(dest, src1, src2)
                                                               Rtype(OP, 6, 0, dest, src1, src2)
229
     #define AND(dest, src1, src2)
                                                               Rtype(OP, 7, 0, dest, src1, src2)
230
231
     // The M extension for multiplication and division
232
     #define MUL(dest, src1, src2)
                                                               Rtype(OP, O, 1, dest, src1, src2)
     #define MULH(dest, src1, src2)
                                                               Rtype(OP, 1, 1, dest, src1, src2)
234
                                                               Rtype(OP, 2, 1, dest, src1, src2)
235
     #define MULHSU(dest, src1, src2)
     #define MULHU(dest, src1, src2)
                                                               Rtype(OP, 3, 1, dest, src1, src2)
236
     #define DIV(dest, src1, src2)
                                                               Rtype(OP, 4, 1, dest, src1, src2)
237
     #define DIVU(dest, src1, src2)
                                                               Rtype(OP, 5, 1, dest, src1, src2)
238
239
     #define REM(dest, src1, src2)
                                                               Rtype(OP, 6, 1, dest, src1, src2)
     #define REMU(dest, src1, src2)
                                                               Rtype(OP, 7, 1, dest, src1, src2)
240
241
     // The F extension for single-precision floating-point. rm is the rounding mode
242
243
     #define FLW(dest, base, offset)
                                                               Itype(OPloadfp, 2, dest, base, offset)
     #define FSW(src, base, offset)
                                                               Stype(OPstorefp, 2, base, src, offset)
244
245
     #define FMADDS(rm, dest, src1, src2, src3)
                                                               R4type(OPmadd, rm, 0, dest, src1, src2, src3)
246
     #define FMSUBS(rm, dest, src1, src2, src3)
                                                               R4type(OPmsub, rm, 0, dest, src1, src2, src3)
247
     #define FNMADDS(rm, dest, src1, src2, src3)
                                                               R4type(OPnmadd, rm, 0, dest, src1, src2, src3)
248
     #define FNMSUBS(rm, dest, src1, src2, src3)
                                                               R4type(OPnmsub, rm, 0, dest, src1, src2, src3)
249
250
251
     #define FADDS(rm, dest, src1, src2)
                                                               Rtype(OPfp, rm, 0, dest, src1, src2)
     #define FSUBS(rm, dest, src1, src2)
                                                               Rtype(OPfp, rm, 1<<2, dest, src1, src2)</pre>
252
                                                               Rtype(OPfp, rm, 1<<3, dest, src1, src2)
     #define FMULS(rm, dest, src1, src2)
253
254
     #define FDIVS(rm, dest, src1, src2)
                                                               Rtype(OPfp, rm, 3<<2, dest, src1, src2)
     #define FSQRTS(rm, dest, src)
                                                               Rtype(OPfp, rm, 11<<2, dest, src, 0)
255
256
     #define FSGNJS(dest, src1, src2)
                                                               Rtype(OPfp, 0, 1<<4, dest, src1, src2)
257
     #define FSGNJNS(dest, src1, src2)
                                                               Rtype(OPfp, 1, 1<<4, dest, src1, src2)
258
     #define FSGNJXS(dest, src1, src2)
                                                               Rtype(OPfp, 2, 1<<4, dest, src1, src2)
259
260
     #define FMINS(dest, src1, src2)
                                                               Rtype(OPfp, 0, 5<<2, dest, src1, src2)
261
     #define FMAXS(dest, src1, src2)
                                                               Rtype(OPfp, 1, 5<<2, dest, src1, src2)
262
263
                                                               Rtype(OPfp, 0, 7<<4, dest, src, 0)
     #define FMVXW(dest, src)
264
     #define FMVWX(rm, dest, src)
                                                               Rtype(OPfp, 0, 15<<3, dest, src, 0)
265
266
     #define FEQS(dest, src1, src2)
                                                               Rtype(OPfp, 2, 5<<4, dest, src1, src2)
267
     #define FLTS(dest, src1, src2)
                                                               Rtype(OPfp, 1, 5<<4, dest, src1, src2)
268
                                                               Rtype(OPfp, 0, 5<<4, dest, src1, src2)
     #define FLES(dest, src1, src2)
269
270
     #define FCLASSS(dest, src)
                                                               Rtype(OPfp, 1, 7<<4, dest, src, 0)
271
272
     #define FCVTWS(rm, dest, src)
                                                               Rtype(OPfp, rm, 3<<5, dest, src, 0)
273
     #define FCVTWUS(rm, dest, src)
                                                               Rtype(OPfp, rm, 3<<5, dest, src, 1)
274
     #define FCVTSW(rm, dest, src)
                                                               Rtype(OPfp, rm, 13<<3, dest, src, 0)
275
     #define FCVTSWU(rm, dest, src)
                                                               Rtype(OPfp, rm, 13<<3, dest, src, 1)
276
277
     //\ {\it The D extension for double-precision floating-point}
278
     #define FLD(dest, base, offset)
                                                               Itype(OPloadfp, 3, dest, base, offset)
279
     #define FSD(src, base, offset)
                                                               Stype(OPstorefp, 3, base, src, offset)
280
281
     #define FMADDD(rm, dest, src1, src2, src3)
                                                               R4type(OPmadd, rm, 1, dest, src1, src2, src3)
282
     #define FMSUBD(rm, dest, src1, src2, src3)
                                                               R4type(OPmsub, rm, 1, dest, src1, src2, src3)
283
     #define FNMADDD(rm, dest, src1, src2, src3)
                                                               R4type(OPnmadd, rm, 1, dest, src1, src2, src3)
284
     #define FNMSUBD(rm, dest, src1, src2, src3)
                                                               R4type(OPnmsub, rm, 1, dest, src1, src2, src3)
285
286
287
     #define FADDD(rm, dest, src1, src2)
                                                               Rtype(OPfp, rm, 1, dest, src1, src2)
     #define FSUBD(rm, dest, src1, src2)
                                                               Rtype(OPfp, rm, 5, dest, src1, src2)
288
     #define FMULD(rm, dest, src1, src2)
                                                               Rtype(OPfp, rm, 9, dest, src1, src2)
289
     #define FDIVD(rm, dest, src1, src2)
                                                               Rtype(OPfp, rm, 13, dest, src1, src2)
290
     #define FSQRTD(rm, dest, src)
                                                              Rtype(OPfp, rm, 45, dest, src, 0)
291
```

```
#define FSGNJD(dest, src1, src2)
                                                                 Rtype(OPfp, 0, 17, dest, src1, src2)
293
                                                                 Rtype(OPfp, 1, 17, dest, src1, src2)
Rtype(OPfp, 2, 17, dest, src1, src2)
      #define FSGNJND(dest, src1, src2)
294
     #define FSGNJXD(dest, src1, src2)
295
296
     #define FMIND(dest, src1, src2)
                                                                 Rtype(OPfp, 0, 21, dest, src1, src2)
Rtype(OPfp, 1, 21, dest, src1, src2)
297
     #define FMAXD(dest, src1, src2)
298
299
     \#define\ FEQD(dest,\ src1,\ src2)
                                                                 Rtype(\mathit{OPfp},\ 2,\ 81,\ dest,\ src1,\ src2)
300
      #define FLTD(dest, src1, src2)
                                                                 Rtype(OPfp, 1, 81, dest, src1, src2)
301
                                                                 Rtype(OPfp, 0, 81, dest, src1, src2)
     #define FLED(dest, src1, src2)
302
303
     #define FCLASSD(dest, src)
                                                                 Rtype(OPfp, 1, 113, dest, src, 0)
304
305
     #define FCVTSD(rm, dest, src)
                                                                 Rtype(OPfp, rm, 32, dest, src, 1)
306
     #define FCVTDS(rm, dest, src)
                                                                 Rtype(OPfp, rm, 32, dest, src, 0)
307
     #define FCVTWD(rm, dest, src)
                                                                 Rtype(OPfp, rm, 97, dest, src, 0)
308
     #define FCVTWUD(rm, dest, src)
                                                                 Rtype(OPfp, rm, 97, dest, src, 1)
     #define FCVTDW(rm, dest, src)
                                                                 Rtype(OPfp, rm, 105, dest, src, 0)
310
                                                                 Rtype(0Pfp, rm, 105, dest, src, 1)
     #define FCVTDWU(rm, dest, src)
311
312
     // Pseudoinstructions
313
                                                                 ADDI(rd, rs, 0)
     #define MOV(rd, rs)
314
                                                                 XORI(rd, rs, -1)
315
     #define NOT(rd, rs)
     #define NEG(rd, rs)
                                                                 SUB(rd, RO, rs)
316
317
     #define BEQZ(rs, offset)
                                                                 BEQ(rs, RO, offset)
318
319
     #define BNEZ(rs, offset)
                                                                 BNE(rs, RO, offset)
                                                                 BGE(RO, rs, offset)
     #define BLEZ(rs, offset)
320
     #define BGEZ(rs, offset)
                                                                 BGE(rs, RO, offset)
321
     #define BLTZ(rs, offset)
                                                                 BLT(rs, R0, offset)
322
     #define BGTZ(rs, offset)
                                                                 BLT(RO, rs, offset)
323
324
     #define BGT(rs1, rs2, offset)
                                                                 BLT(rs2, rs1, offset)
325
     #define BLE(rs1, rs2, offset)
                                                                 BGE(rs2, rs1, offset)
326
     #define BGTU(rs1, rs2, offset)
                                                                 BLTU(rs2, rs1, offset)
327
                                                                 BGEU(rs2, rs1, offset)
     #define BLEU(rs1, rs2, offset)
328
329
330
     #define JUMP(offset)
                                                                 JAL(RO, offset)
     #define JL(offset)
                                                                 JAL(R1, offset)
331
     #define JR(rs, offset)
332
                                                                 {\it JALR(R0, rs, offset)}
     #define JRL(rs, offset)
                                                                 JALR(R1, rs, offset)
333
334
     /* Helper macros */
335
336
     // Used to look up the address of an array element relative to base
337
     #define IA(s, o)
                                               (ulong)(base+s[o])
338
339
     // The offset from the current code address to the pointer
340
     #define OFF(ptr)
                                                ((ulong)(ptr) - (ulong) (code))
341
342
     // Call a function at the given address
343
     #define CALL(o)
                                                (LUI(Rtmp, SPLITH(o)), JRL(Rtmp, SPLITL(o)))
344
345
     // Return from a function
346
     #define RETURN
                                                JR(Rlink, 0)
347
348
     // Call a macro. Takes the macro idx as the argument
349
     #define CALLMAC(idx)
                                               CALL(IA(macro, idx))
350
351
     // Jump to a specific address
352
     #define JABS(ptr)
                                                (LUI(Rtmp, SPLITH(ptr)), JR(Rtmp, SPLITL(ptr)))
353
354
     // Jump to a Dis address
355
     #define JDIS(pc)
                                                JABS(IA(patch, pc))
356
357
     // Jump to an address in the dst field of an instruction
358
     #define JDST(i)
                                                JDIS((i->d.ins - mod->proq))
359
360
     // Set the offset of a branch instruction at address ptr to the current code address
361
     // The order is opposite from OFF because it is used where the branch should jump to,
362
     // not where it jumps from
363
     #define PATCHBRANCH(ptr)
                                                *ptr |= Bimm((ulong)(code) - (ulong)(ptr))
364
365
      // Gets the address of a PC relative to the base
366
     #define RELPC(pc)
                                               (ulong)(base+(pc))
367
```

```
// Throw an error if the register is 0
                                               (BNE(r, RO, 12), LUI(Rtmp, nullity), JRL(Rtmp, nullity))
     #define NOTNIL(r)
370
371
     // Array bounds check. Throws an error if the index is out of bounds
372
                                               (BLTU(rindex, rsize, 8), /*CALL(bounds)*/ CRASH())
     #define BCK(rindex, rsize)
373
374
     // Cause an immediate illegal instruction exception, which should
375
     \ensuremath{//} cause a register dump, stack trace, and a halt.
376
     // Useful for debugging register state
377
     #define CRASH()
378
379
380
381
     static ulong* code;
     static ulong*
                      codestart;
382
     static ulong*
                      codeend;
383
     static ulong*
384
                      base:
     static ulong* patch;
     static ulong
                      codeoff;
386
     static int
387
                      pass;
     static int
                      puntpc = 1;
388
     static Module* mod;
389
390
     static uchar*
                      tinit:
     static ulong*
                      litpool;
391
     static int
392
                      nlit:
     static ulong
                      macro[NMACRO];
393
                      (*comvec)(void);
             void
394
395
     static void
                      macfrp(void):
     static void
                      macret(void);
396
     static void
                      maccase(void):
397
     static void
                      maccolr(void);
398
     static void
                      macmcal(void);
399
     static void
                      macfram(void);
400
     static void
                      macmfra(void);
401
     static void
                      macrelq(void);
402
     static void movmem(Inst*);
403
     static void mid(Inst*, int, int);
404
405
     extern void
406
                      das(ulong*, int);
     extern void
                      _d2v(vlong *y, double d);
407
408
     // Float constants
409
     double double05 = 0.5;
410
     double double4294967296 = 4294967296.0;
411
412
                      *((void**)(R.r))
     #define T(r)
413
414
     // The macro table. Macros are long sequences of instructions which come up often, like calls and returns,
415
     // so they are extracted out into separate blocks. The calling convention is separate for each macro.
416
     struct
417
     {
418
             int
                      idx:
419
             void
                      (*gen)(void);
420
             char*
421
                      name:
422
     } mactab[] =
423
             MacFRP.
                                               "FRP", /* decrement and free pointer */
                              macfrp,
424
425
                                               "RET", /* return instruction */
"CASE", /* case instruction */
             MacRET,
                              macret,
             MacCASE,
                              maccase,
426
                                               "COLR", /* increment and color pointer */
             MacCOLR.
                              maccolr.
427
             MacMCAL,
                              macmcal,
                                               "MCAL", /* mcall bottom half */
428
                                               "FRAM", /* frame instruction */
             MacFRAM,
                              macfram.
429
                                               "MFRA", /* punt mframe because t->initialize==0 */
             MacMFRA.
430
                              macmfra,
             MacRELQ,
                                               "RELQ", /* reschedule */
431
                              macrelq,
     };
432
433
434
     /* Helper functions */
435
436
     void
437
     urk(char *s)
438
439
     {
             iprint("urk: %s\n", s);
440
441
              error(exCompile);
442
443
     static void
```

```
gen(u32int o)
445
446
      {
              if (code < codestart || code >= codeend) {
447
                        iprint("gen: code out of bounds\n");
448
                        iprint("code:
                                          0x\%p\n", code);
449
                       iprint("codestart: 0x%p\n", codestart);
iprint("codeend: 0x%p\n", codeend);
450
451
                        //while (1) {}
452
453
              }
454
              *code++ = o;
455
     }
456
457
458
     static void
     loadi(int reg, ulong val)
459
     {
460
               // Load a value into a register
461
462
               // Check if the upper 20 bits are needed
463
              if (SPLITIMM(val)) {
464
                        // Check if the lower 12 bits are needed
465
                       LUI(reg, SPLITH(val));
466
                        ADDI(reg, reg, SPLITL(val));
467
              } else {
468
469
                        ADDI(reg, RO, val);
              }
470
471
     }
472
     static void
473
     multiply(int rd, int rs, long c)
474
475
               // Multiply by a constant, rd = rs * c
476
477
              int shamt;
478
              if (c < 0) {
479
                       NEG(rd, rs);
480
                       rs = rd;
481
                       c = -c;
482
              }
483
484
485
               switch (c) {
              case 0:
486
                       MOV(rd, RO);
487
488
                       break;
              case 1:
489
                        if (rd != rs)
490
                                MOV(rd, rs);
491
492
                        break;
493
               case 2:
                        shamt = 1;
494
                        goto shift;
495
              case 3:
496
                        shamt = 1;
497
                        goto shiftadd;
498
               case 4:
499
                        shamt = 2;
500
501
                       goto shift;
              case 5:
502
                        shamt = 2;
503
                        goto shiftadd;
504
              case 7:
505
                       shamt = 3;
506
                       goto shiftsub;
507
              case 8:
508
509
                        shamt = 3;
                       goto shift;
510
              case 16:
511
                       shamt = 4;
512
                       goto shift;
513
              case 32:
514
515
                        shamt = 5;
                       goto shift;
516
517
               case 64:
                       shamt = 6;
518
                        goto shift;
519
               case 128:
520
```

```
shamt = 7;
521
                       goto shift;
522
              case 256:
523
                       shamt = 8;
524
                       goto shift;
525
              case 512:
526
                       shamt = 9;
527
                       goto shift;
528
529
              case 1024:
                       shamt = 10;
530
                       goto shift;
531
532
              shift:
                       SLLI(rd, rs, shamt);
533
534
                       break;
              shiftadd:
535
                       if (rd == rs) {
536
                               MOV(Rtmp, rs);
537
                               rs = Rtmp;
538
                      }
539
540
                       SLLI(rd, rs, shamt);
541
542
                       ADD(rd, rd, rs);
                       break;
543
              shiftsub:
544
                       if (rd == rs) {
545
                               MOV(Rtmp, rs);
546
                               rs = Rtmp;
547
548
549
                       SLLI(rd, rs, shamt);
550
                       SUB(rd, rd, rs);
551
552
                       break;
              default:
553
                      loadi(Rtmp, c);
MUL(rd, rd, Rtmp);
554
555
              }
556
     }
557
558
     static void
559
560
     mem(int type, int r, int base, long offset)
561
              // Load or store data at an offset from an address in a register.
562
              // - type should be one of Ld* or St*.
563
564
              // - r is the source or destination register.
              // - base is the register with the base address.
565
566
              // - offset is added to the value of rs to get the
              // address to load/store from/to
567
568
              if (SPLITIMM(offset)) {
                       // The offset is too long. Add the upper part of offset to rs in the tmp register,
570
                       // and use that as the base instead.
571
                       LUI(Rtmp, SPLITH(offset));
572
                       ADD(Rtmp, Rtmp, base);
573
                       base = Rtmp;
574
                       offset = SPLITL(offset);
575
              }
576
577
              switch (type) {
578
579
              case Ldw:
                      LW(r, base, offset);
580
                      break:
581
              case Ldh:
582
                      LH(r, base, offset);
583
584
                       break;
585
              case Ldhu:
                       LHU(r, base, offset);
586
587
                       break:
              case Ldb:
588
                      LB(r, base, offset);
589
590
                       break;
591
              case Ldbu:
                      LBU(r, base, offset);
592
593
                       break;
              case Lds:
594
                      FLW(r, base, offset);
595
                       break;
596
```

```
case Ldd:
597
                      FLD(r, base, offset);
598
599
                      break:
              case Stw:
600
                      SW(r, base, offset);
601
602
                      break;
              case Sth:
603
                      SH(r, base, offset);
604
                      break;
605
              case Stb:
606
                      SB(r, base, offset);
607
608
                      break;
              case Sts:
609
                      FSW(r, base, offset);
                      break;
611
              case Std:
612
                      FSD(r, base, offset);
613
                      break;
614
              case Laddr:
615
                      ADDI(r, base, offset);
616
                      break;
617
618
              default:
                      if (cflag > 2)
619
                               iprint("Invalid type argument to mem: %d\n", type);
620
621
                      urk("mem");
                      break;
622
623
             }
624
625
626
     static void
627
     operand(int mtype, int mode, Adr *a, int r, int li)
628
              // Load or store the value from a src or dst operand of an instruction
              // - mtype is the memory access type, as in mem
630
              // - mode is the mode bits of the operand fields
631
              // - a is the source or dest struct
632
              // - r is the register to load the address into
633
              int base;
634
             long offset;
635
636
637
              switch (mode) {
              default:
638
                      urk("operand");
639
640
              case AIMM:
                      // Immediate value
641
642
                      loadi(r, a->imm);
643
                      if (mtype == Laddr) {
644
645
                               mem(Stw, r, Rreg, li);
                               mem(Laddr, r, Rreg, li);
646
                      }
647
                      return;
648
              case AFP:
649
                      // Indirect offset from FP
650
                      base = Rfp;
651
                      offset = a->ind;
652
653
                      break;
              case AMP:
654
                      // Indirect offset from MP
655
                      base = Rmp;
656
                      offset = a->ind;
657
658
                      break;
              case AIND|AFP:
659
                      // Double indirect from FP
660
661
                      mem(Ldw, Rta, Rfp, a->i.f);
                      base = Rta;
662
                      offset = a->i.s;
663
                      break;
              case AIND AMP:
665
                      // Double indirect from MP
666
667
                      mem(Ldw, Rta, Rmp, a->i.f);
                      base = Rta;
668
669
                      offset = a->i.s;
                      break;
670
             }
671
```

```
mem(mtype, r, base, offset);
673
     }
674
675
     static void
676
     op1(int mtype, Inst *i, int r)
677
678
              // Load or store the source operand
679
              operand(mtype, USRC(i->add), &i->s, r, O(REG, st));
680
681
682
     static void
683
     op3(int mtype, Inst *i, int r)
684
685
686
              // Load or store the dest operand
              operand(mtype, UDST(i->add), &i->d, r, O(REG, dt));
687
     }
688
689
     static void
690
     op2(int mtype, Inst *i, int r)
691
692
              // Load or store the middle operand
693
694
              int ir;
695
              switch (i->add&ARM) {
696
697
              default:
                      return;
698
699
              case AXIMM:
                       // Short immediate
700
                      loadi(r, (short) i->reg);
701
702
                      if (mtype == Laddr) {
703
                               mem(Stw, r, Rreg, O(REG, t));
704
705
                               mem(Laddr, r, Rreg, O(REG, t));
                      }
706
707
                      return:
              case AXINF:
708
                       // Small offset from FP
709
710
                      ir = Rfp;
                      break;
711
712
              case AXINM:
                       // Small offset from MP
713
                      ir = Rmp;
714
                      break;
715
716
              }
717
718
              // Load indirect
              mem(mtype, r, ir, i->reg);
719
     }
720
721
     static void
722
     literal(ulong imm, int roff)
723
724
              // TODO: Why do this?
725
726
              nlit++;
727
              loadi(Rta, (ulong) litpool);
728
729
              mem(Stw, Rta, Rreg, roff);
730
              if (pass == 0)
731
                      return;
732
733
              *litpool = imm;
734
              litpool++;
735
     }
736
737
     static void
738
     rdestroy(void)
739
740
              destroy(R.s);
741
742
     }
743
     static void
744
745
     rmcall(void)
     {
746
              // Called by the compiled code to transfer control during an mcall
747
              Frame *f;
748
```

```
749
              Prog *p;
750
              if (R.dt == (ulong) H)
751
                       error(exModule);
752
753
754
              f = (Frame*)R.FP;
              if (f == H)
755
                       error(exModule);
756
757
              f->mr = nil;
758
759
              ((void(*)(Frame*))R.dt)(f);
760
761
              R.SP = (uchar*)f;
762
              R.FP = f->fp;
763
764
              if (f->t == nil)
765
                       unextend(f);
766
767
              else
                       freeptrs(f, f->t);
768
769
770
              p = currun();
              if (p->kill != nil)
771
                       error(p->kill);
772
773
     }
774
775
     static void
     rmfram(void)
776
     {
777
778
              Type *t;
779
              Frame *f;
              uchar *nsp;
780
781
              if(R.d == H)
782
                       error(exModule);
783
              t = (Type*)R.s;
784
              if(t == H)
785
                       error(exModule);
786
              nsp = R.SP + t->size;
787
              if(nsp >= R.TS) {
788
789
                       R.s = t;
                       extend();
790
                       T(d) = R.s;
791
792
                       return;
              }
793
794
              f = (Frame*)R.SP;
              R.SP = nsp;
795
              f->t = t;
796
              f->mr = nil;
797
              initmem(t, f);
798
              T(d) = f;
799
800
801
     static void
802
     bounds(void)
803
     {
804
805
              error(exBounds);
806
807
     static void
808
     nullity(void)
809
810
     {
              error(exNilref);
811
     }
812
813
     static void
814
     punt(Inst *i, int m, void (*fn)(void))
815
     {
816
              ulong pc;
817
              ulong *branch;
818
819
              if (m & SRCOP) {
820
                       // Save the src operand in R \rightarrow s
821
                       op1(Laddr, i, RA1);
822
                       mem(Stw, RA1, Rreg, O(REG, s));
823
              }
824
```

```
825
              if (m & DSTOP) {
826
                       // Save the dst operand in R->d
827
                      op3(Laddr, i, RA3);
828
                      mem(Stw, RA3, Rreg, O(REG, d));
829
830
              }
831
              if (m & WRTPC) {
832
                       // Store the PC in R->PC
833
                      loadi(RAO, RELPC(patch[i - mod->prog+1]));
834
                      mem(Stw, RAO, Rreg, O(REG, PC));
835
836
837
              if (m & DBRAN) {
838
                       // TODO: What does this do?
839
                      pc = patch[i->d.ins - mod->prog];
840
                      literal((ulong) (base+pc), O(REG, d));
841
              }
842
843
              if ((i->add & ARM) == AXNON) {
844
                       if (m & THREOP) {
845
846
                                //R - > m = R - > d
                               mem(Ldw, RA2, Rreg, O(REG, d));
847
                               mem(Stw, RA2, Rreg, O(REG, m));
848
849
              } else {
850
851
                       // R->m = middle operand
                      op2(Laddr, i, RA2);
852
                      mem(Stw, RA2, Rreg, O(REG, m));
853
854
              }
855
              // R - > FP = Rfp
856
              mem(Stw, Rfp, Rreg, O(REG, FP));
857
858
859
              CALL(fn);
860
              loadi(Rreg, (ulong) &R);
861
862
              if (m & TCHECK) {
863
864
                      mem(Ldw, RAO, Rreg, O(REG, t));
865
                      branch = code;
866
                      BEQZ(RAO, 0);
867
868
                       // If R->t != 0
869
870
                      mem(Ldw, Rlink, Rreg, O(REG, xpc)); // Rlink = R->xpc
                      RETURN;
871
872
                      PATCHBRANCH(branch); // endif
              }
874
875
              mem(Ldw, Rfp, Rreg, O(REG, FP));
876
              mem(Ldw, Rmp, Rreg, O(REG, MP));
877
878
              if (m & NEWPC) {
879
                       // Jump to R->PC
880
                      mem(Ldw, RAO, Rreg, O(REG, PC));
881
                      JR(RAO, 0);
882
              }
883
884
885
886
     static void
     movloop(uint s)
887
888
889
              // Move a section of memory in a loop.
              // s is the size of each value, and should be 1, 2, or 4.
890
              // The source address should be in RA1.
891
              // The destination address should be in RA2.
892
              // The amount of values to transfer should be in RA3
893
              // All registers will be altered
894
895
              ulong *loop;
896
897
              if (s > 4 \&\& s == 3) {
898
                      //\ {\it Unnatural\ size.}\ {\it Transfer\ byte\ for\ byte}
899
                       s = 1;
900
```

```
}
901
902
              loop = code;
903
              BEQZ(RA3, 0);
904
905
906
              switch (s) {
              case 0:
907
                      MOV(RA3, RO);
908
                      break;
909
              case 1:
910
                      mem(Ldb, RAO, RA1, 0);
911
                      mem(Stb, RAO, RA2, 0);
912
913
                      break;
914
              case 2:
                      mem(Ldh, RAO, RA1, 0);
915
                      mem(Ldh, RAO, RA2, 0);
916
917
              case 4:
918
                      mem(Ldw, RAO, RA1, 0);
919
                      mem(Ldw, RAO, RA2, 0);
920
                      break;
921
922
              default:
                      urk("movloop");
923
              }
924
              ADDI(RA1, RA2, s);
926
927
              ADDI(RA1, RA2, s);
              ADDI(RA3, RA3, -s);
928
929
930
              JABS(loop);
931
              PATCHBRANCH(loop);
932
     }
933
934
935
     static void
     movmem(Inst *i)
936
     {
937
              // Move a region of memory. Makes small transfers efficient, while defaulting
938
              // to a move loop for larger transfers.
939
              // The source address should be in RA1
940
941
              ulong *branch;
942
              if ((i->add & ARM) != AXIMM) {
943
                      op2(Ldw, i, RA3);
944
945
946
                      branch = code;
                      BEQ(RA3, RO, 0);
947
948
                       // if src2 != 0
                      movloop(1);
950
951
                       // endif
952
                      PATCHBRANCH(branch);
953
954
                      return;
              }
955
956
957
              switch (i->reg) {
              case 0:
958
                      break;
959
              case 4:
960
                      mem(Ldw, RA2, RA1, 0);
961
                       op3(Stw, i, RA2); // Save directly, don't bother loading the address
962
                       break;
963
              case 8:
964
                      mem(Ldw, RA2, RA1, 0);
                      mem(Ldw, RA3, RA1, 4);
966
967
                      op3(Laddr, i, RA4);
968
                      mem(Stw, RA2, RA4, 0);
969
                      mem(Stw, RA3, RA4, 4);
970
971
                      break;
              default:
972
                       op3(Laddr, i, RA2);
973
974
                       if ((i->reg & 3) == 0) {
975
                               loadi(RA3, i->reg >> 2);
976
```

```
movloop(4);
                       } else if ((i->reg & 1) == 0) {
978
                                loadi(RA3, i->reg >> 1);
979
                                movloop(2);
980
                       } else {
981
982
                                loadi(RA3, i->reg);
                                movloop(1);
983
984
                        break;
985
              }
986
      }
987
988
      static void
989
990
      movptr(Inst *i)
991
               // Arguments:
992
               // - RA1: The address to move from
993
               // - op3: The address to move to
994
995
               ulong *branch;
996
997
               branch = code;
998
               BEQ(RA1, Rh, 0);
999
1000
1001
               // if RA1 != H
               CALLMAC(MacCOLR);
                                                  // colour if not H
1002
1003
               // endif
1004
               PATCHBRANCH(branch);
1005
1006
               op3(Laddr, i, RA2);
1007
               NOTNIL(RA2);
1008
1009
               mem(Ldw, RAO, RA2, 0);
1010
               mem(Stw, RA1, RA2, 0);
1011
               CALLMAC(MacFRP);
1012
      }
1013
1014
      static void
1015
      branch(Inst *i, int mtype, int btype)
1016
1017
               // Insert a branch comparing integers
1018
               // mtype should be the mtype to pass to mem to get the correct width
1019
1020
               // btype should be a constant like EQ, NE, LT, etc
               ulong *branch;
1021
1022
               op2(mtype, i, RA1);
1023
               op1(mtype, i, RA2);
1024
1025
               branch = code;
1026
1027
               // Invert the condition to skip the jump
1028
               switch (btype) {
1029
1030
               case EO:
                       BNE(RA1, RA2, 0);
1031
1032
                       break;
1033
               case NE:
                       BEQ(RA1, RA2, 0);
1034
1035
                       break;
               case GT:
1036
                       BLE(RA1, RA2, 0);
1037
1038
                       break;
               case LT:
1039
                       BGE(RA1, RA2, 0);
1040
1041
                       break;
               case LE:
1042
                       BGT(RA1, RA2, 0);
1043
                       break;
1044
               case GE:
1045
                       BLT(RA1, RA2, 0);
1046
1047
                       break;
               }
1048
1049
               iprint("branch: pc %d, branch to %d\n", ((ulong)i-(ulong)mod->prog), ((ulong)i->d.ins -
1050

    (ulong)mod->prog));
1051
```

```
JDST(i);
1052
1053
               PATCHBRANCH(branch);
1054
1055
1056
1057
      static void
      branchl(Inst *i, int btype)
1058
1059
               // Insert a branch comparing 64-bit integers
1060
               // btype should be a constant like EQ, NE, LT, etc
1061
               ulong *branch;
1062
1063
               op1(Laddr, i, RAO);
1064
1065
               mem(Ldw, RA1, RAO, 0);
               mem(Ldw, RA2, RAO, 4);
1066
1067
               op2(Laddr, i, RAO);
1068
               mem(Ldw, RA3, RAO, 0);
1069
               mem(Ldw, RA4, RAO, 4);
1070
1071
               // Set RA1 and RA2 to 1 if the condition holds
1072
1073
               switch (btype) {
               case EQ:
1074
               case NE:
1075
                        // RA1 = RA1 - RA3 == 0
1076
                        // RA2 = RA2 - RA4 == 0
1077
1078
                        SUB(RA1, RA1, RA3);
                        SUB(RA2, RA2, RA4);
1079
                        SLTU(RA1, RO, RA1);
1080
                        SLTU(RA2, RO, RA2);
1081
                        break;
1082
               case LT:
1083
               case GE:
1084
                        // RA1 = RA1 < RA3
// RA2 = RA2 < RA4
1085
1086
                        SLT(RA1, RA1, RA3);
1087
                        SLT(RA2, RA2, RA4);
1088
1089
                        break;
               case GT:
1090
1091
               case LE:
                        // RA1 = RA3 < RA1
1092
                        // RA2 = RA4 < RA2
1093
                        SLT(RA1, RA3, RA1);
1094
1095
                        SLT(RA2, RA4, RA2);
                        break;
1096
1097
               }
1098
               AND(RA1, RA1, RA2);
1099
               // Insert the branch. Negate to skip the jump
1101
               // Have to negate again for NE, GE and LE \,
1102
               branch = code;
1103
               switch (btype) {
1104
               case NE:
1105
               case GE:
1106
               case LE:
1107
1108
                        // If the negated condition holds, skip the jump
                        BNE(RA1, RO, 0);
1109
1110
                        break:
               default:
1111
                        // If the condition doesn't hold, skip the jump
1112
                        BEQ(RA1, RO, 0);
1113
                        break;
1114
               }
1115
1116
               JDST(i);
1117
1118
               PATCHBRANCH(branch);
1119
      }
1120
1121
1122
      static void
      branchfd(Inst *i, int btype)
1123
1124
               // Insert a branch comparing double-precision floats
1125
               // btype should be a constant like EQ, NE, LT, etc
1126
               ulong *branch;
```

```
op2(Ldd, i, F1);
1129
1130
               op1(Ldd, i, F2);
1131
               // Float compare instructions don't branch, so the branch
1132
1133
               // instruction has to check the result
               switch (btype) {
1134
               case EQ:
1135
               case NE:
1136
                        FEQD(RAO, F1, F2);
1137
1138
                        break;
1139
               case LT:
1140
               case GE:
                        FLTD(RAO, F1, F2);
1141
                        break;
1142
               case LE:
1143
               case GT:
1144
                        FLED(RAO, F1, F2);
1145
1146
                        break;
1147
               }
1148
               // Branch if the result is negative, skipping the jump
1149
1150
               branch = code;
               switch (btype) {
1151
1152
               case NE:
               case GE:
1153
1154
               case GT:
                        BNE(RAO, RO, 0);
1155
1156
                        break;
1157
               default:
                        BEQ(RAO, RO, 0);
1158
1159
                        break;
               }
1160
1161
1162
               JDST(i);
1163
               PATCHBRANCH(branch);
1164
1165
      }
1166
      /* Macros */
1167
      static void
1168
      macfram(void)
1169
      {
1170
1171
               // Allocate a mframe
               // Arguments:
1172
1173
               // - RA3: src1->links[src2]->t
1174
               ulong *branch;
1175
1176
                                                           // RA2 = f = R.SP
// RA1 = src1->links[src2]->t->size
               mem(Ldw, RA2, Rreg, O(REG, SP));
1177
               mem(Ldw, RA1, RA3, O(Type, size));
1178
               ADD(RAO, RA2, RA1);
                                                           // RAO = nsp = R.SP + t->size
1179
                                                           // RA1 = R \rightarrow TS
               mem(Ldw, RA1, Rreg, O(REG, TS));
1180
1181
               branch = code;
1182
               BGEU(RAO, RA1, 0);
1183
1184
               // nsp < R.TS
1185
               mem(Stw, RA2, Rreg, O(REG, SP));
                                                           // R.SP = nsp
1186
1187
               mem(Stw, RA3, RA2, O(Frame, t));
                                                           // f \rightarrow t = RA3
1188
               mem(Stw, R0, RA2, O(Frame, mr));
1189
                                                           // f - > mr = 0
               mem(Ldw, Rta, RA3, O(Type, initialize));
1190
               JRL(Rta, 0);
                                                           // call t -> init(RA2)
1191
1192
               // nsp >= R.TS; must expand
1193
               PATCHBRANCH(branch);
1194
               // Call extend. Store registers
1195
               mem(Stw, RA3, Rreg, O(REG, s));
1196
1197
               mem(Stw, Rlink, Rreg, O(REG, st));
1198
               mem(Stw, Rfp, Rreg, O(REG, FP));
               CALL(extend);
1199
1200
               // Restore registers
1201
               loadi(Rreg, (ulong) &R);
1202
               mem(Ldw, Rlink, Rreg, O(REG, st));
```

```
mem(Ldw, Rfp, Rreg, O(REG, FP));
1204
              mem(Ldw, Rmp, Rreg, O(REG, MP));
1205
              mem(Ldw, RA2, Rreg, O(REG, s));
1206
1207
      }
1208
1209
      static void
1210
1211
      macmfra(void)
1212
              mem(Stw, Rlink, Rreg, O(REG, st));
1213
              mem(Stw, RA3, Rreg, O(REG, s)); // Save type
1214
              mem(Stw, RAO, Rreg, O(REG, d)); // Save destination
1215
1216
              mem(Stw, Rfp, Rreg, O(REG, FP));
1217
              CALL(rmfram);
1218
1219
              loadi(Rreg, (ulong)&R);
              mem(Ldw, Rlink, Rreg, O(REG, st));
1221
1222
              mem(Ldw, Rfp, Rreg, O(REG, FP));
              mem(Ldw, Rmp, Rreg, O(REG, MP));
1223
1224
              RETURN;
1225
1226
1227
1228
      static void
      macmcal(void)
1229
1230
               // The bottom half of a mcall instruction
1231
               // Calling convention:
1232
1233
               // - RAO: The address of the function to jump to
               // - RA2: The frame address, src1 to mcall
1234
               // - RA3: The module reference, src3 to mcall
1235
              ulong *branch1, *branch2, *branch3;
1237
1238
               branch1 = code;
1239
              BEQ(RAO, Rh, 0);
1240
1241
               // If RAO != H
1242
1243
              mem(Ldw, RA1, RA3, O(Modlink, prog)); // Load m->prog into RA1
1244
              branch2 = code;
1245
1246
              BNEZ(RA1, 0);
               // If m->prog == 0
1247
1248
1249
              mem(Stw, Rlink, Rreg, O(REG, st));
                                                         // Store link register
              mem(Stw, RA2, Rreg, O(REG, FP));
                                                         // Store FP register
1250
                                                         // Store destination address
              mem(Stw, RAO, Rreg, O(REG, dt));
1251
1252
              CALL(rmcall);
1253
1254
               // After the call has returned
1255
              loadi(Rreg, (ulong)&R);
                                                         // Load R
1256
              mem(Ldw, Rlink, Rreg, O(REG, st));
                                                         // Load link register
1257
              mem(Ldw, Rfp, Rreg, O(REG, FP));
                                                         // Load FP register
1258
              mem(Ldw, Rmp, Rreg, O(REG, MP));
                                                         // Load MP register
1259
              RETURN:
1260
1261
1262
               // else
              PATCHBRANCH(branch1);
                                                         // If RAO == H
1263
              PATCHBRANCH(branch2);
                                                         // If m->prog != 0
1264
1265
              MOV(Rfp, RA2);
                                                          // Rfp = RA2
1266
                                                         // R.M = RA3
              mem(Stw, RA3, Rreg, O(REG, M));
1267
1268
               // D2H(RA3)->ref++
1269
              ulong heapref = O(Heap, ref) - sizeof(Heap);
1270
              mem(Ldw, RA1, RA3, heapref);
1271
              ADDI(RA1, RA1, 1);
1272
1273
              mem(Stw, RA1, RA3, heapref);
1274
              mem(Ldw, Rmp, RA3, O(Modlink, MP));
                                                         // Rmp = R.M->mp
1275
                                                         // R.MP = Rmp
              mem(Stw, Rmp, Rreg, O(REG, MP));
1276
1277
              mem(Ldw, RA1, RA3, O(Modlink, compiled));
1278
              branch3 = code;
```

```
BNEZ(RA1, 0);
1280
1281
               // if M.compiled == 0
1282
               mem(Stw, Rfp, Rreg, O(REG, FP)); // R.FP = Rfp
1283
               mem(Stw, RAO, Rreg, O(REG, PC)); // R.PC = Rpc
1284
1285
               mem(Ldw, Rlink, Rreg, O(REG, xpc));
                                                 // Leave it to the interpreter to handle
               RETURN;
1286
1287
               // else
1288
               PATCHBRANCH(branch3);
1289
                                                  // Jump to the compiled module
1290
               JR(RAO, 0);
      }
1291
1292
1293
      static void
      maccase(void)
1294
      {
1295
               * RA1 = value (input arg), v
1297
               * RA2 = count, n
1298
               * RA3 = table pointer (input arg), t
1299
               * RAO = n/2, n2
1300
1301
               * RA4 = pivot element t+n/2*3, l
1302
1303
1304
               ulong *loop, *found, *branch;
1305
1306
               mem(Ldw, RA2, RA3, 0);
                                                  // get count from table
               MOV(Rlink, RA3);
                                                  // initial table pointer
1307
1308
1309
               loop = code;
               BLEZ(RA2, 0);
                                                  // n <= 0? goto out
1310
1311
               SRAI(RAO, RA2, 1);
                                                  // n2 = n >> 1
1312
1313
               // l = t + n/2*3
1314
               ADD(RA4, RAO, RA2);
                                                  // l = n/2 + n
1315
               ADD(RA4, RA3, RA1);
                                                 // l += t
1316
1317
               mem(Ldw, Rta, RA4, 4);
                                                  // Rta = l[1]
1318
               branch = code;
BGE(RA1, Rta, 0);
1319
1320
1321
               // if v < l[1]
1322
1323
               MOV(RA2, RAO);
                                                  // n = n2
                                                  // continue
               JABS(loop);
1324
1325
               // if v >= l[1]
1326
               PATCHBRANCH(branch);
1327
               mem(Ldw, Rta, RA4, 8);
                                                 // Rta = 1[2]
1328
               found = code;
BLT(RA1, Rta, 0);
1329
                                                 // branch to found
1330
1331
               // if v >= l[2]
1332
                                                 // t = l+3
               ADDI(RA3, RA4, 12);
1333
               SUB(RA2, RA2, RA0);
                                                  // n = n2
1334
               ADDI(RA2, RA2, -1);
                                                  // n -= 1
1335
1336
               JABS(loop);
                                                  // goto loop
1337
1338
               // endloop
1339
1340
               // found: v >= l[1] && v < l[2]
1341
               // jump to 1[3]
1342
               PATCHBRANCH(found);
1343
1344
               JR(RA4, 12);
1345
               // out: Loop ended
1346
               PATCHBRANCH(loop);
1347
               mem(Ldw, RA2, Rlink, 0);
                                                  // load initial n
1348
                                                  // Rtmp = 2*n
1349
               ADD(Rtmp, RA2, RA2);
1350
               ADD(RA2, RA2, Rtmp);
                                                  // n = 3*n
1351
1352
               // goto (initial t)[n*3+1]
               SLLI(RA2, RA2, 2);
                                                  // RA2 = n*sizeof(long)
1353
               ADD(Rlink, Rlink, RA2);
                                                  // Rlink = t[n*3]
1354
               JR(Rlink, 4);
                                                  // goto Rlink+4 = t[n*3+1]
```

```
1356
1357
      static void
1358
      maccolr(void)
1359
      {
1360
1361
               // Color a pointer
               // Arguments:
1362
               // - RA1: The pointer to color
1363
               ulong *branch;
1364
1365
               // h->ref++
1366
               mem(Ldw, RAO, RA1, O(Heap, ref) - sizeof(Heap));
1367
1368
               ADDI(RAO, RAO, 1);
               mem(Stw, RAO, RA1, O(Heap, ref) - sizeof(Heap));
1369
1370
               // RAO = mutator
1371
               mem(Ldw, RAO, RA1, O(Heap, color) - sizeof(Heap));
1372
1373
               // RA2 = h->color
1374
               loadi(RA2, (ulong) &mutator);
1375
               mem(Ldw, RA2, RA2, 0);
1376
1377
               branch = code;
1378
               BEQ(RAO, RA2, 0);
1379
1380
               // if h->color != mutator
1381
1382
               // h->color = propagator
1383
               loadi(RA2, propagator);
1384
1385
               mem(Stw, RA2, RA1, O(Heap, color) - sizeof(Heap));
1386
               // nprop = RA1
1387
               loadi(RA2, (ulong) &nprop);
1388
               mem(Stw, RA1, RA2, 0);
1389
1390
               // endif
1391
               PATCHBRANCH(branch);
1392
1393
               RETURN;
1394
1395
      static void
1396
      macfrp(void)
1397
1398
               // Destroy a pointer
1399
               // Arguments:
1400
               // - RAO: The pointer to destroy
1401
               ulong *branch1, *branch2;
1402
1403
               branch1 = code;
1404
               BEQ(RAO, Rh, 0);
1405
1406
               // if RAO != H
1407
               mem(Ldw, RA2, RA0, O(Heap, ref) - sizeof(Heap));
1408
1409
               ADDI(RA2, RA2, -1);
1410
               branch2 = code;
1411
               BEQ(RA2, RO, 0);
1412
1413
               // if --h->ref != 0
1414
               mem(Stw, RA2, RA0, O(Heap, ref) - sizeof(Heap));
1415
               RETURN;
1416
1417
               // endif
1418
               PATCHBRANCH(branch2);
1419
1420
               mem(Stw, Rfp, Rreg, O(REG, FP));
               mem(Stw, Rlink, Rreg, O(REG, st));
1421
               mem(Stw, RAO, Rreg, O(REG, s));
1422
               CALL(rdestroy);
1423
1424
               loadi(Rreg, (ulong) &R);
1425
               mem(Ldw, Rlink, Rreg, O(REG, st));
1426
               mem(Ldw, Rfp, Rreg, O(REG, FP));
1427
1428
               mem(Ldw, Rmp, Rreg, O(REG, MP));
1429
               // endif
1430
               PATCHBRANCH(branch1);
1431
```

```
RETURN;
1432
      }
1433
1434
      static void
1435
      macret(void)
1436
1437
               Inst i;
1438
1439
               ulong *branch1, *branch2, *branch3, *branch4, *branch5, *branch6;
1440
               branch1 = code;
1441
1442
               BEQ(RA1, RO, 0);
1443
               // if t(Rfp) != 0
1444
               mem(Ldw, RAO, RA1, O(Type, destroy));
1445
               branch2 = code;
1446
               BEQ(RAO, RO, 0);
1447
1448
               // if destroy(t(fp)) != 0
1449
               mem(Ldw, RA2, Rfp, O(Frame, fp));
1450
               branch3 = code;
1451
               BEQ(RA2, RO, 0);
1452
1453
               // if fp(Rfp) != 0
1454
               mem(Ldw, RA3, Rfp, O(Frame, mr));
1455
1456
               branch4 = code;
               BEQ(RA3, RO, 0);
1457
1458
               // if mr(Rfp) != 0
1459
               mem(Ldw, RA2, Rreg, O(REG, M));
1460
               mem(Ldw, RA3, RA2, O(Heap, ref) - sizeof(Heap));
1461
               ADDI(RA3, RA3, -1);
1462
1463
               branch5 = code;
1464
               BEQ(RA3, RO, 0);
1465
1466
               // if --ref(arg) != 0
1467
               mem(Stw, RA3, RA2, O(Heap, ref) - sizeof(Heap));
1468
1469
               mem(Ldw, RA1, Rfp, O(Frame, mr));
               mem(Stw, RA1, Rreg, O(REG, M));
1470
1471
               mem(Ldw, Rmp, RA1, O(Modlink, MP));
               mem(Stw, Rmp, Rreg, O(REG, MP));
1472
1473
               mem(Ldw, RA3, RA1, O(Modlink, compiled));
1474
               branch6 = code;
1475
               BEQ(RA3, RO, 0);
1476
1477
               // This part is a bit weird, because it should be the innermost
1478
               // if-statement (in C terms), but the else of branch4 also ends up here.
1479
               // This could be a mistake, but it's in at least the ARM and MIPS version.
1480
1481
               // if R.M->compiled != 0
1482
               // if mr(Rfp) == 0
1483
               PATCHBRANCH(branch4);
1484
1485
                                                          // Call destroy(t(fp))
               JRL(RAO, 0);
1486
               mem(Stw, Rfp, Rreg, O(REG, SP));
                                                          // R \rightarrow SP = Rfp
1487
               mem(Ldw, RA1, Rfp, O(Frame, lr));
                                                          // RA1 = Rfp->lr
               mem(Ldw, Rfp, Rfp, O(Frame, fp));
                                                          // Rfp = Rfp - > fp
1489
                                                          //R - > FP = Rfp
1490
               mem(Stw, Rfp, Rreg, O(REG, FP));
1491
               JR(RA1, 0);
                                                          // goto RA1, if compiled
1492
               // does not continue past here
1493
1494
               // if R.M->compiled == 0
1495
1496
               PATCHBRANCH(branch6);
               JRL(RAO, 0);
                                                          // Call destroy(t(fp))
1497
1498
               mem(Stw, Rfp, Rreg, O(REG, SP));
                                                          //R -> SP = Rfp
1499
               mem(Ldw, RA1, Rfp, O(Frame, lr));
                                                          // RA1 = Rfp -> lr
1500
                                                          // Rfp = Rfp - > fp
1501
               mem(Ldw, Rfp, Rfp, O(Frame, fp));
               mem(Stw, RA1, Rreg, O(REG, PC));
                                                          // R.PC = RA1
1502
               mem(Ldw, Rlink, Rreg, O(REG, xpc));
                                                          // Rlink = R->xpc
1503
               RETURN:
                                                          // return to xec uncompiled code
1504
1505
               // endif
1506
               PATCHBRANCH(branch5);
1507
```

```
PATCHBRANCH(branch3);
1508
               PATCHBRANCH(branch2);
1509
1510
               PATCHBRANCH(branch1);
1511
               i.add = AXNON;
1512
1513
               punt(&i, TCHECK|NEWPC, optab[IRET]);
      }
1514
1515
      static void
1516
      macrelq(void)
1517
1518
               // Store frame pointer and link register, then return to xev
1519
               mem(Stw, Rfp, Rreg, O(REG, FP));
1520
1521
               mem(Stw, Rlink, Rreg, O(REG, PC));
               mem(Ldw, Rlink, Rreg, O(REG, xpc));
1522
               RETURN:
1523
      }
1524
1525
      /* Main compilation functions */
1526
1527
      static void
      comi(Type *t)
1528
1529
               // Compile a type initializer
1530
               int i, j, m, c;
1531
1532
               for (i = 0; i < t->np; i++) {
1533
1534
                        c = t->map[i];
                        j = i << 5;
1535
1536
                        for (m = 0x80; m != 0; m >>= 1) {
1537
                                 if (c & m)
1538
                                          mem(Stw, Rh, RA2, j);
1539
1540
                                 j += sizeof(WORD*);
1541
                        }
1542
               }
1543
1544
               RETURN;
1545
1546
1547
1548
      static void
      comd(Type *t)
1549
1550
      {
1551
               // Compile a type destructor
               int i, j, m, c;
1552
1553
               mem(Stw, Rlink, Rreg, O(REG, dt));
1554
1555
               for (i = 0; i < t->np; i++) {
1556
                        c = t->map[i];
j = i << 5;</pre>
1557
1558
1559
                        for (m = 0x80; m != 0; m >>= 1) {
1560
                                 if (c & m) {
1561
                                          mem(Ldw, RAO, Rfp, j);
1562
                                          CALL(base+macro[MacFRP]);
1563
1564
1565
                                 j += sizeof(WORD*);
1566
1567
               }
1568
1569
               mem(Ldw, Rlink, Rreg, O(REG, dt));
1570
               RETURN;
1571
1572
      }
1573
      static void
1574
      typecom(Type *t)
1575
1576
               // Compile a type
1577
1578
               int n;
               ulong *tmp, *start;
1579
1580
               if (t == nil | t->initialize != 0)
1581
                        return:
1582
1583
```

```
tmp = mallocz(4096*sizeof(ulong), 0);
1584
               if (tmp == nil)
1585
1586
                       error(exNomem);
1587
               codestart = tmp;
1588
1589
               codeend = tmp + 4096;
               iprint("Typecom np %d, size %d\n", t->np, t->size);
1590
1591
               code = tmp;
               comi(t);
1592
               n = code - tmp;
1593
1594
               code = tmp;
               comd(t);
1595
               n += code - tmp;
1596
1597
               free(tmp);
1598
               n *= sizeof(*code);
1599
               code = mallocz(n, 0);
1600
               if (code == nil)
1601
1602
                       return;
1603
               codestart = code;
1604
1605
               codeend = code + n;
1606
               start = code;
1607
1608
               t->initialize = code;
               comi(t);
1609
1610
               t->destroy = code;
               comd(t);
1611
1612
1613
               segflush(start, n);
1614
               if (cflag > 3)
1615
                       iprint("typ= %.8p %4d i %.8p d %.8p asm=%d\n",
1616
                                t, t->size, t->initialize, t->destroy, n);
1617
1618
               if (cflag > 6) {
1619
                       das(start, code-start);
1620
               }
1621
1622
1623
1624
      static void
      patchex(Module *m, ulong *p)
1625
1626
1627
               // Apply patches for a module. p is the patch array
               Handler *h;
1628
1629
               Except *e;
1630
               for (h = m->htab; h != nil && h->etab != nil; h++) {
1631
                       h->pc1 = p[h->pc1];
1632
                       h->pc2 = p[h->pc2];
1633
1634
                        for (e = h->etab; e->s != nil; e++)
1635
1636
                                e->pc = p[e->pc];
1637
                        if (e->pc != -1)
1638
1639
                                e->pc = p[e->pc];
               }
1640
1641
1642
      static void
1643
      commframe(Inst *i)
1644
1645
               // Compile a mframe instruction
1646
               ulong *branch1, *branch2;
1647
1648
               loadi(R7, 0);
1649
               op1(Ldw, i, RAO);
1650
               branch1 = code;
1651
               BEQ(RAO, Rh, 0);
1652
1653
1654
               // if RAO != H
1655
1656
               // RA3 = src->links[src2]->frame
               if ((i->add & ARM) == AXIMM) {
1657
                       mem(Ldw, RA3, RA0, OA(Modlink, links) + i->reg*sizeof(Modl) + O(Modl, frame));
1658
               } else {
1659
```

```
// RA1 = src->links[src2]
1660
                       op2(Ldw, i, RA1);
1661
                       multiply(RA1, RA1, sizeof(Modl));
1662
                       ADD(RA1, RA1, RAO);
1663
1664
1665
                       // RA3 = src->links[src2]->frame
                       mem(Ldw, RA3, RA1, O(Mod1, frame));
1666
              }
1667
1668
               mem(Ldw, RA1, RA3, O(Type, initialize));
1669
1670
               branch2 = code;
               BNEZ(RA1, 0);
1671
1672
               // if frame->initialize == 0
1673
               op3(Laddr, i, RAO);
1674
1675
               // endif
1676
               // if RAO == H // frame->initialize == 0
1677
               PATCHBRANCH(branch1);
1678
               loadi(Rlink, RELPC(patch[i - mod->prog + 1]));
1679
               loadi(R7, 7);
1680
1681
               CALLMAC(MacMFRA);
1682
               // if frame->inititalize != 0
1683
1684
               PATCHBRANCH(branch2);
               loadi(R7, 8);
1685
1686
               CALLMAC(MacFRAM);
               op3(Stw, i, RA2);
1687
      }
1688
1689
      static void
1690
1691
      commcall(Inst *i)
1692
               // Compile a mcall instruction
1693
               ulong *branch;
1694
1695
                                                          // RA2 = src1 = frame
               op1(Ldw, i, RA2);
1696
               loadi(RAO, RELPC(patch[i - mod->prog+1])); // RAO = pc
1697
               mem(Stw, RAO, RA2, O(Frame, 1r));
                                                         // frame.lr = RAO = pc
1698
                                                         // frame.fp = fp
1699
               mem(Stw, Rfp, RA2, O(Frame, fp));
               mem(Ldw, RA3, Rreg, O(REG, M));
                                                         // RA3 = R.M
1700
               mem(Stw, RA3, RA2, O(Frame, mr));
                                                         // frame.mr = RA3 = R.M
1701
1702
1703
               op3(Ldw, i, RA3); // RA3 = src3 = Modlink
1704
1705
               branch = code:
               BEQ(RA3, Rh, 0);
1706
               // If RA3 != H
1707
               // RAO = Modlink->links[src2]->pc
1709
               if ((i->add&ARM) == AXIMM) {
1710
                       // i->reg contains the immediate of src2, don't have to store it in a register
1711
                       mem(Ldw, RAO, RA3, OA(Modlink, links) + i->reg*sizeof(Modl) + O(Modl, u.pc));
1712
1713
               } else {
                                                          // RA1 = src2
                       op2(Ldw, i, RA1);
1714
1715
1716
                       // RA1 *= sizeof(Modl)
                       multiply(RA1, RA1, sizeof(Modl));
1717
1718
                       ADDI(RA1, RA1, RA3);
1719
                       mem(Ldw, RAO, RA1, OA(Modlink, links) + O(Modl, u.pc));
1720
               }
1721
1722
               PATCHBRANCH(branch); // endif
1723
1724
               CALLMAC(MacMCAL);
1725
1726
1727
      static void
1728
      comcase(Inst *i, int w)
1729
1730
               // Compile a case instruction
1731
1732
               int 1;
               WORD *t, *e;
1733
1734
               if (w != 0) {
1735
```

```
// Use the MacCASE macro
1736
                       op1(Ldw, i, RA1);
1737
1738
                       op3(Laddr, i, RA3);
                       CALLMAC(MacCASE);
1739
              }
1740
1741
               // Get a pointer to the table
1742
              t = (WORD*)(mod->origmp + i->d.ind+4);
1743
1744
               // Get the flag right before the table
1745
              1 = t[-1];
1746
1747
               /* have to take care not to relocate the same table twice -
1748
1749
                st the limbo compiler can duplicate a case instruction
                * during its folding phase
1750
1751
1752
              if (pass == 0) {
1753
                       if (1 >= 0)
1754
1755
                               t[-1] = -1-1; /* Mark it not done */
                       return:
1756
              }
1757
1758
              if (1 >= 0) {
                                                 /* Check pass 2 done */
1759
1760
                       return;
1761
1762
               t[-1] = -1-1;
                                                 /* Set real count */
1763
               e = t + t[-1]*3;
1764
1765
               while (t < e) {
1766
                       t[2] = RELPC(patch[t[2]]);
1767
1768
                       t += 3;
1769
1770
              t[0] = RELPC(patch[t[0]]);
1771
      }
1772
1773
      static void
1774
      comcasel(Inst *i)
1775
1776
               // Same as comecase, but with double words
1777
              int 1:
1778
1779
              WORD *t, *e;
1780
1781
              t = (WORD*) (mod->origmp + i->d.ind + 8);
              1 = t[-2];
1782
1783
1784
               if (pass == 0) {
                      if (1 >= 0)
1785
                               t[-2] = -1-1;  /* Mark it not done */
1786
1787
              }
1788
1789
              if (1 >= 0)
                                                 /* Check pass 2 done */
1790
1791
                       return;
1792
              t[-2] = -1-1;
                                                 /* Set real count */
1793
               e = t + t[-2]*6;
1794
1795
               while (t < e) {
1796
                       t[4] = RELPC(patch[t[4]]);
1797
                       t += 6;
1798
              }
1799
1800
               t[0] = RELPC(patch[t[0]]);
1801
1802
1803
      static void
1804
1805
      comgoto(Inst *i)
1806
               //\ {\it Compile a go to instruction}
1807
1808
               WORD *t, *e;
1809
               op1(Ldw, i, RA1);
                                                // RA1 = src
1810
                                                 // RAO = @dst
               op3(Laddr, i, RAO);
1811
```

```
SLLI(RA1, RA1, 2);
                                                  // RA1 = src*sizeof(int)
               ADD(RA1, RA1, RA0);
                                                  // RA1 += RAO
1813
                                                  // RAO = dst[src]
               mem(Ldw, RAO, RA1, 0);
1814
               JR(RAO, 0);
                                                  // goto dst[src]
1815
1816
               if (pass == 0)
1817
                       return;
1818
1819
               t = (WORD*)(mod->origmp+i->d.ind);
               e = t + t[-1];
1821
               t[-1] = 0;
1822
1823
               while (t < e) {
1824
                        t[0] = RELPC(patch[t[0]]);
1825
                        t++;
1826
               }
1827
      }
1828
1829
      static void
1830
      comp(Inst *i)
1831
1832
               //\ {\it Compile}\ a\ single\ {\it DIS}\ instruction
1833
               char buf[64];
1834
               ulong *branch1, *branch2, *loop;
1835
1836
               switch (i->op) {
1837
1838
               default:
                        snprint(buf, sizeof buf, "%s compile, no '%D'", mod->name, i);
1839
                        error(buf);
1840
1841
                        break:
               case IMCALL:
1842
                        commcall(i);
1843
                        break;
               case ISEND:
1845
               case IRECV:
1846
               case IALT:
1847
                        punt(i, SRCOP|DSTOP|TCHECK|WRTPC, optab[i->op]);
1848
1849
                        break;
               case ISPAWN:
1850
                        punt(i, SRCOP|DBRAN, optab[i->op]);
1851
1852
                        break;
               case IBNEC:
1853
               case IBEQC:
1854
1855
               case IBLTC:
               case IBLEC:
1856
1857
               case IBGTC:
               case IBGEC:
1858
                        punt(i, SRCOP|DBRAN|NEWPC|WRTPC, optab[i->op]);
1859
                        break;
               case ICASEC:
1861
                        comcase(i, 0);
1862
                        punt(i, SRCOP|DSTOP|NEWPC, optab[i->op]);
1863
                        break:
1864
               case ICASEL:
1865
                        comcasel(i);
1866
                        punt(i, SRCOP|DSTOP|NEWPC, optab[i->op]);
1867
1868
                        break;
               case IADDC:
1869
               case IMULL:
1870
               case IDIVL:
1871
               case IMODL:
1872
               case IMNEWZ:
1873
1874
               case ILSRL:
1875
1876
                        punt(i, SRCOP|DSTOP|THREOP, optab[i->op]);
                        break;
1877
               case IMODW:
1878
                        op1(Ldw, i, RA1);
1879
                        op2(Ldw, i, RAO);
REM(RAO, RAO, RA1);
1880
1881
1882
                        op3(Stw, i, RAO);
                        break;
1883
1884
               case IMODB:
                        op1(Ldb, i, RA1);
1885
                        op2(Ldb, i, RAO);
1886
                        REM(RAO, RAO, RA1);
1887
```

```
op3(Stb, i, RAO);
1888
                       break;
1889
               case IDIVW:
1890
                       op1(Ldw, i, RA1);
1891
                        op2(Ldw, i, RAO);
1892
1893
                       DIV(RAO, RAO, RA1);
                       op3(Stw, i, RAO);
1894
                       break;
1895
1896
               case IDIVB:
                       op1(Ldb, i, RA1);
1897
                        op2(Ldb, i, RAO);
1898
1899
                       DIV(RAO, RAO, RA1);
                       op3(Stb, i, RAO);
1900
1901
                       break;
               case ILOAD:
1902
               case INEWA:
1903
               case INEWAZ:
               case INEW:
1905
               case INEWZ:
1906
1907
               case ISLICEA:
               case ISLICELA:
1908
               case ICONSB:
1909
               case ICONSW:
1910
               case ICONSL:
1911
1912
               case ICONSF:
               case ICONSM:
1913
1914
               case ICONSMP:
               case ICONSP:
1915
               case IMOVMP:
1916
               case IHEADMP:
1917
1918
               case IHEADB:
               case IHEADW:
1919
1920
               case IHEADL:
               case IINSC:
1921
               case ICVTAC:
1922
               case ICVTCW:
1923
               case ICVTWC:
1924
               case ICVTLC:
1925
               case ICVTCL:
1926
               case ICVTFC:
1927
1928
               case ICVTCF:
               case ICVTRF:
1929
               case ICVTFR:
1930
1931
               case ICVTWS:
               case ICVTSW:
1932
               case IMSPAWN:
1933
               case ICVTCA:
1934
               case ISLICEC:
1935
1936
               case INBALT:
                       punt(i, SRCOP|DSTOP, optab[i->op]);
1937
1938
                       break:
               case INEWCM:
1939
               case INEWCMP:
1940
                       punt(i, SRCOP|DSTOP|THREOP, optab[i->op]);
1941
1942
               case IMFRAME:
1943
1944
                        commframe(i);
                       break;
1945
               case ICASE:
1946
                        comcase(i, 1);
1947
                       break;
1948
               case IGOTO:
1949
                       comgoto(i);
1950
                       break;
1951
1952
               case IMOVF:
                       op1(Ldd, i, F1);
1953
                       op3(Std, i, F1);
1954
                       break;
1955
               case IMOVL:
1956
                       op1(Laddr, i, RAO);
1957
1958
                       mem(Ldw, RA1, RAO, 0);
                       mem(Ldw, RA2, RA0, 4);
1959
1960
                       op3(Laddr, i, RAO);
1961
                       mem(Stw, RA1, RA0, 0);
1962
                       mem(Stw, RA2, RAO, 4);
1963
```

```
break;
1964
               case IHEADM:
1965
                        punt(i, SRCOP|DSTOP, optab[i->op]);
1966
1967
                        break;
                        op1(Laddr, i, RA1);
1968
1969
                        NOTNIL(RA1);
1970
                        if(OA(List, data) != 0) {
1971
                                 ADDI(RA1, RA1, OA(List, data));
1972
1973
1974
1975
                        movmem(i);
1976
                        break;
1977
               case IMOVM:
                        punt(i, SRCOP|DSTOP|THREOP, optab[i->op]);
1978
1979
                        break;
                        op1(Laddr, i, RA1);
1980
                        movmem(i);
1981
                        break;
1982
               case IFRAME:
1983
                        if(UXSRC(i->add) != SRC(AIMM)) {
1984
                                punt(i, SRCOP|DSTOP, optab[i->op]);
1985
                                 break;
1986
                        }
1987
1988
                        tinit[i->s.imm] = 1;
                        loadi(RA3, (ulong) mod->type[i->s.imm]);
1989
1990
                        CALL(base+macro[MacFRAM]);
                        op3(Stw, i, RA2);
1991
                        break;
1992
               case INEWCB:
1993
               case INEWCW:
1994
               case INEWCF:
1995
               case INEWCP:
1996
               case INEWCL:
1997
                        punt(i, DSTOP|THREOP, optab[i->op]);
1998
1999
                        break;
               case IEXIT:
2000
                        punt(i, 0, optab[i->op]);
2001
                        break;
2002
2003
               case ICVTBW:
                        op1(Ldbu, i, RAO);
2004
                        op3(Stw, i, RAO);
2005
2006
                        break;
2007
               case ICVTWB:
                        op1(Ldw, i, RAO);
2008
2009
                        op3(Stb, i, RAO);
                        break;
2010
               case ILEA:
2011
                        op1(Laddr, i, RAO);
2012
                        op3(Stw, i, RAO);
2013
2014
                        break;
               case IMOVW:
2015
                        op1(Ldw, i, RAO);
2016
                        op3(Stw, i, RAO);
2017
2018
                        break;
               case IMOVB:
2019
2020
                        op1(Ldb, i, RAO);
                        op3(Stb, i, RAO);
2021
2022
                        break;
               case ITAIL:
2023
                        punt(i, SRCOP|DSTOP, optab[i->op]);
2024
2025
                        break;
                        op1(Ldw, i, RAO);
2026
                        NOTNIL(RAO);
2027
                        mem(Ldw, RA1, RA0, O(List, tail));
2028
                        movptr(i);
2029
                        break:
2030
               case IMOVP:
2031
                        punt(i, SRCOP|DSTOP, optab[i->op]);
2032
2033
                        break;
2034
                        op1(Ldw, i, RA1);
                        NOTNIL(RA1);
2035
2036
                        movptr(i);
                        break;
2037
               case IHEADP:
2038
                        punt(i, SRCOP|DSTOP, optab[i->op]);
2039
```

```
break;
2040
                        op1(Ldw, i, RAO);
2041
                       NOTNIL(RAO);
2042
                       mem(Ldw, OA(List, data), RAO, RA1);
2043
                       movptr(i);
2044
2045
                       break;
               case ILENA:
2046
                       punt(i, SRCOP|DSTOP, optab[i->op]);
2047
2048
                       op1(Ldw, i, RA1);
2049
                       MOV(RAO, RO);
2050
2051
                       branch1 = code;
2052
2053
                       BEQ(RA1, Rh, 0);
2054
                        // if src != H
2055
                       mem(Ldw, RAO, RA1, O(Array, len));
2056
                        // endif
2057
2058
2059
                       PATCHBRANCH(branch1);
                       op3(Stw, i, RAO);
2060
2061
                       break;
               case ILENC:
2062
                       punt(i, SRCOP|DSTOP, optab[i->op]);
2063
2064
                        break;
                       op1(Ldw, i, RA1);
2065
2066
                       MOV(RAO, RO);
2067
                       branch1 = code;
2068
                       BEQ(RA1, Rh, 0);
2069
2070
                        // if RA1 != H
2071
2072
                       mem(Ldw, RAO, RA1, O(String, len));
2073
                       branch2 = code;
2074
                       BGE(RAO, 0, 0);
2075
2076
                        // if string->len < 0
2077
2078
                        // RAO = abs(string->len)
2079
2080
                       NEG(RAO, RAO);
2081
                        // endif
2082
2083
                       PATCHBRANCH(branch1);
2084
2085
                       PATCHBRANCH(branch2);
                        op3(Stw, i, RAO);
2086
                       break;
2087
               case ILENL:
2088
                       punt(i, SRCOP|DSTOP, optab[i->op]);
2089
                       break:
2090
                       MOV(RAO, RO);
                                                                   // RAO = O
2091
                       op1(Ldw, i, RA1);
                                                                   // RA1 = src
2092
2093
                        // while RA1 != H
2094
                       loop = code;
2095
2096
                       BEQ(RA1, Rh, 0);
2097
                       mem(Ldw, RA1, RA1, O(List, tail));
                                                                   // RAO = RAO->tail
2098
                        ADDI(RAO, RAO, 1);
                                                                   // RA1++
2099
                       JABS(loop);
2100
2101
                        // endwhile
2102
                       PATCHBRANCH(loop);
2103
2104
                       op3(Stw, i, RAO);
                                                                   // return RA1
                        break;
2105
               case ICALL:
2106
                       op1(Ldw, i, RAO);
2107
                       loadi(RA1, RELPC(patch[i - mod->prog + 1]));
2108
                       mem(Stw, RA1, RA0, O(Frame, lr));
2109
2110
                       mem(Stw, Rfp, RAO, O(Frame, fp));
                       MOV(Rfp, RAO);
2111
2112
                       JDST(i);
                       break;
2113
               case IJMP:
2114
                        JDST(i);
```

```
break;
               case IBEQW:
2117
                       branch(i, Ldw, EQ);
2118
                       break;
2119
               case IBNEW:
2120
2121
                       branch(i, Ldw, NE);
                       break;
2122
               case IBLTW:
2123
2124
                       branch(i, Ldw, LT);
                       break;
2125
               case IBLEW:
2126
2127
                       branch(i, Ldw, LE);
                       break;
2128
2129
               case IBGTW:
                       branch(i, Ldw, GT);
2130
2131
                       break;
2132
               case IBGEW:
                       branch(i, Ldw, GE);
2133
2134
                       break;
2135
               case IBEQB:
                       branch(i, Ldb, EQ);
2136
2137
                       break;
               case IBNEB:
2138
                       branch(i, Ldb, NE);
2139
2140
                       break;
               case IBLTB:
2141
2142
                       branch(i, Ldb, LT);
                        break;
2143
               case IBLEB:
2144
                       branch(i, Ldb, LE);
2145
2146
                       break;
               case IBGTB:
2147
2148
                       branch(i, Ldb, GT);
                       break;
2149
               case IBGEB:
2150
                       branch(i, Ldb, GE);
2151
                       break;
2152
               case IBEQF:
2153
                       branchfd(i, EQ);
2154
2155
                       break;
2156
               case IBNEF:
                       branchfd(i, NE);
2157
2158
                       break;
2159
               case IBLTF:
                       branchfd(i, LT);
2160
2161
                       break;
               case IBLEF:
2162
                       branchfd(i, LE);
2163
2164
                       break;
               case IBGTF:
2165
                       branchfd(i, GT);
2166
                       break;
2167
               case IBGEF:
2168
                       branchfd(i, GE);
2169
2170
                       break;
               case IRET:
2171
2172
                       mem(Ldw, RA1, Rfp, O(Frame, t));
                       CALLMAC(MacRET);
2173
2174
                       break;
2175
               case IMULW:
                       op1(Ldw, i, RA1);
2176
                       op2(Ldw, i, RAO);
2177
                       MUL(RAO, RAO, RA1);
2178
                       op3(Stw, i, RAO);
2179
2180
                       break;
               case IMULB:
2181
                       op1(Ldb, i, RA1);
2182
                        op2(Ldb, i, RAO);
2183
                       MUL(RAO, RAO, RA1);
2184
                       op3(Stb, i, RAO);
2185
2186
                       break;
               case IORW:
2187
                        op1(Ldw, i, RA1);
2188
                       op2(Ldw, i, RA2);
2189
                       OR(RAO, RA1, RA2);
2190
                       op3(Stw, i, RAO);
2191
```

```
break;
2192
               case IANDW:
2193
                        op1(Ldw, i, RA1);
2194
                        op2(Ldw, i, RA2);
2195
                        AND(RAO, RA1, RA2);
2196
2197
                        op3(Stw, i, RAO);
                        break;
2198
2199
               case IXORW:
                        op1(Ldw, i, RA1);
2200
                        op2(Ldw, i, RA2);
2201
                        XOR(RAO, RA1, RA2);
2202
                        op3(Stw, i, RAO);
2203
                        break;
2204
2205
               case ISUBW:
                        op1(Ldw, i, RA2);
2206
                        op2(Ldw, i, RA1);
2207
                        SUB(RAO, RA1, RA2);
2208
                        op3(Stw, i, RAO);
2209
2210
                        break;
2211
               case IADDW:
                        op1(Ldw, i, RA1);
2212
2213
                        op2(Ldw, i, RA2);
                        ADD(RAO, RA1, RA2);
2214
2215
                        op3(Stw, i, RAO);
2216
                        break;
               case ISHRW:
2217
2218
                        op1(Ldw, i, RA1);
                        op2(Ldw, i, RA2);
2219
                        SRL(RAO, RA2, RA1);
                                                  // Shift order is switched
2220
2221
                        op3(Stw, i, RAO);
                        break;
2222
               case ISHLW:
2223
2224
                        op1(Ldw, i, RA1);
                       op2(Ldw, i, RA2);
SLL(RAO, RA2, RA1);
2225
                                                  // Shift order is switched
2226
                        op3(Stw, i, RAO);
2227
               case IORB:
2228
2229
                        op1(Ldb, i, RA1);
                        op2(Ldb, i, RA2);
2230
2231
                        OR(RAO, RA1, RA2);
2232
                        op3(Stb, i, RAO);
                        break;
2233
               case IANDB:
2234
2235
                        op1(Ldb, i, RA1);
                        op2(Ldb, i, RA2);
2236
2237
                        AND(RAO, RA1, RA2);
                        op3(Stb, i, RAO);
2238
2239
                        break;
2240
               case IXORB:
                        op1(Ldb, i, RA1);
2241
                        op2(Ldb, i, RA2);
2242
                        XOR(RAO, RA1, RA2);
2243
                        op3(Stb, i, RAO);
2244
2245
                        break:
               case ISUBB:
2246
                        op1(Ldb, i, RA1);
2247
2248
                        op2(Ldb, i, RA2);
                        SUB(RAO, RA1, RA2);
2249
2250
                        op3(Stb, i, RAO);
                        break;
2251
               case IADDB:
2252
                        op1(Ldb, i, RA1);
2253
                        op2(Ldb, i, RA2);
2254
                        ADD(RAO, RA1, RA2);
2255
2256
                        op3(Stb, i, RAO);
                        break;
2257
               case ISHRB:
2258
                        op1(Ldb, i, RA1);
2259
                        op2(Ldb, i, RA2);
2260
                                                  // Shift order is switched
                        SRL(RAO, RA2, RA1);
2261
2262
                        op3(Stb, i, RAO);
               case ISHLB:
2263
2264
                        op1(Ldb, i, RA1);
                        op2(Ldb, i, RA2);
2265
                        SLL(RAO, RA2, RA1);
                                                  // Shift order is switched
2266
                        op3(Stb, i, RAO);
2267
```

```
case IINDC:
2268
                       op1(Ldw, i, RA1);
                                                 // RA1 = src1 = string
2269
2270
                       NOTNIL(RA1);
2271
                                                 // RA2 = src2 = index
                       op2(Ldw, i, RA2);
2272
2273
                       mem(Ldw, RAO, RA1, O(String, len)); // RAO = string->len
2274
2275
2276
                       if(bflag){
                                MOV(RA3, RAO);
2277
                                branch1 = code;
2278
2279
                                BGE(RA3, RO, 0);
2280
2281
                                // if string \rightarrow len < 0
                                NEG(RA3, RA3);
2282
2283
                                // endif
2284
                                PATCHBRANCH(branch1);
2285
                                BCK(RA2, RA3);
2286
2287
                       }
2288
                       ADDI(RA1, RA1, O(String, data));
2289
2290
                       branch2 = code;
2291
                       BGE(RAO, RO, 0);
2292
2293
2294
                        // if string \rightarrow len < 0
                       SLLI(RA2, RA2, 2);
                                                          // index = index << 2; in words, not bytes</pre>
2295
                       // endif
2296
2297
                       PATCHBRANCH(branch2);
2298
                       mem(Ldw, RA3, RA1, RA2);
                                                         // RA3 = string[index]
2299
                       op3(Stw, i, RA3);
2300
                       break;
2301
2302
              case IINDL:
              case IINDF:
2303
               case IINDW:
2304
2305
               case IINDB:
                                                                           // RA1 = src1 = array
                       op1(Ldw, i, RA1);
2306
                       NOTNIL(RA1);
2307
2308
                       op3(Ldw, i, RA2);
                                                                           // RA2 = src2 = index
2309
                       if(bflag) {
2310
2311
                                mem(Ldw, RA3, RA1, O(Array, len));
                                                                           // RA3 = array->len
                                BCK(RA2, RA3);
2312
2313
                       }
2314
                                                                           // RA1 = array->data
                       mem(Ldw, RA1, RA1, O(Array, data));
2315
2316
                       // Modify the index to match the data width
2317
                       switch(i->op) {
2318
                       case IINDL:
2319
                       case IINDF:
2320
                                SLLI(RA2, RA2, 3);
2321
2322
                                break;
                       case IINDW:
2323
2324
                                SLLI(RA2, RA2, 2);
                                break;
2325
                       }
2326
2327
                       ADD(RA1, RA1, RA2);
2328
2329
                       op2(Stw, i, RA1);
                       break;
2330
              case IINDX:
2331
2332
                       op1(Ldw, i, RA1);
                                                                  // RA1 = src1 = array
                       NOTNIL(RAO);
2333
                                                                  // RA2 = src2 = index
                       op3(Ldw, i, RA2);
2334
2335
                       if(bflag){
2336
                                mem(Ldw, RA3, RA1, O(Array, len));
                                                                          // RA3 = array->len
2337
2338
                                BCK(RA2, RA3);
                       }
2339
2340
                       mem(Ldw, RA3, RA1, O(Array, t));
                                                                  // RA3 = array->t
2341
                       mem(Ldw, RA3, RA3, O(Type, size));
                                                                  // RA3 = array->t->size
2342
                       mem(Ldw, RA1, RA1, O(Array, data));
                                                                  // RA1 = array->data
2343
```

```
2344
                       MUL(RA2, RA2, RA3);
                                                                  // RA2 = index*size
2345
                                                                  // RA1 = array->data + index*size
                       ADD(RA1, RA1, RAO);
2346
                       op2(Stw, i, RA1);
2347
                       break;
2348
2349
              case IADDL:
              case ISUBL:
2350
              case IORL:
2351
              case IANDL:
2352
              case IXORL:
2353
                       // The Dis instructions uses the format "src3 = src2 op src1",
2354
2355
                       // which is opposite to RISC-V. To make the code more intuitive the order
                       // is switched here, so the operations are "src3 = RA1.RA2 op RA3.RA4"
2356
2357
                       // RA1, RA2 = src2
2358
                       op2(Laddr, i, RAO);
2359
                       mem(Ldw, RA1, RAO, 0);
2360
                       mem(Ldw, RA2, RA0, 4);
2361
2362
2363
                       // RA3, RA4 = src1
                       op1(Laddr, i, RAO);
2364
2365
                       mem(Ldw, RA3, RA0, 0);
                       mem(Ldw, RA4, RAO, 4);
2366
2367
2368
                       switch (i->op) {
                       case IADDL:
2369
                                ADD(RAO, RA1, RA3);
                                                                 // RA0 = src2[31:0] + src1[31:0]
2370
                                ADD(RA2, RA2, RA4);
                                                                  // RA2 = src2[63:32] + <math>src1[63:32]
2371
2372
2373
                                // Check for overflow
2374
                               SLTU(RA1, RAO, RA1);
                                                                  // RA1 = RA0 < src2[31:0] ? 1 : 0
2375
2376
                                // Add the overflow to the upper bits
                                ADD(RA2, RA2, RA1);
2377
2378
                                // Move the lower result to RA1
2379
                               MOV(RA1, RAO);
2380
2381
                               break:
                       case ISUBL:
2382
                               SUB(RAO, RA1, RA3);
                                                                  // RA0 = src2[31:0] - src1[31:0]
2383
                                                                  // RA2 = src2[63:32] - src1[63:32]
                               SUB(RA2, RA2, RA4);
2384
2385
                                // Check for underflow
2386
2387
                                SLTU(RA1, RA1, RA0);
                                                                  // RA1 = src2[31:0] < RA0 ? 1 : 0
2388
2389
                                // Add the underflow to the upper bits
                               SUB(RA2, RA2, RA1);
2390
2391
2392
                                // Move the lower result to RA1
                               MOV(RA1, RAO);
2393
                               break:
2394
                       case IORL:
2395
                               OR(RA1, RA1, RA3);
2396
2397
                               OR(RA2, RA2, RA4);
2398
                               break;
                       case IANDL:
2399
2400
                               AND(RA1, RA1, RA3);
                               AND(RA2, RA2, RA4);
2401
2402
                               break:
                       case IXORL:
2403
                                XOR(RA1, RA1, RA3);
2404
                               XOR(RA2, RA2, RA4);
2405
                                break;
2406
                       }
2407
2408
                       // dst = RA1, RA2
2409
                       op3(Laddr, i, RAO);
2410
                       mem(Stw, RA1, RA0, 0);
2411
                       mem(Stw, RA2, RA0, 4);
2412
2413
                       break:
2414
              case ICVTWL:
                       op1(Ldw, i, RA1);
2415
2416
                       op2(Laddr, i, RAO);
                       SRAI(RA2, RA1, 31);
                                                                  // Shift right 31 places to sign-extend
2417
                       mem(Stw, RA1, RA0, 0);
2418
                       mem(Stw, RA2, RA0, 4);
```

```
break;
              case ICVTLW:
2421
                       op1(Ldw, i, RAO);
2422
                       op3(Stw, i, RAO);
2423
                       break;
2424
2425
               case IBEQL:
                       branchl(i, EQ);
2426
2427
                       break;
               case IBNEL:
2428
                       branchl(i, NE);
2429
2430
                       break;
2431
              case IBLEL:
                       branchl(i, LE);
2432
2433
                       break;
              case IBGTL:
2434
                       branchl(i, GT);
2435
                       break;
2436
              case IBLTL:
2437
                       branchl(i, LT);
2438
2439
                       break;
              case IBGEL:
2440
                       branchl(i, GE);
2441
2442
                       break;
              case ICVTFL:
2443
2444
                       ADDI(Rsp, Rsp, -16);
2445
2446
                       op1(Ldd, i, F1);
                                                         // Load the double to convert
                       op3(Laddr, i, Rarg);
                                                         // Load the destination as the first argument to \_d2v
2447
2448
                       // Round F1 by adding 0.5 or -0.5
2449
2450
                       // F2 = 0.5
2451
2452
                       LUI(Rta, SPLITH(&double05));
                       mem(Ldd, F2, Rta, SPLITL(&double05));
2453
2454
                       FSGNJD(F2, F2, F1);
                                                         // F2 = F1 >= 0 ? F2 : -F2
2455
                       FADDD(RM, F1, F1, F2);
                                                          // F1 += F2
2456
2457
                       mem(Std, F1, Rsp, 8);
                                                         // Store F1 as the second argument, and call _d2v
2458
2459
2460
                       // Call _d2v
                       mem(Stw, Rfp, Rreg, O(REG, FP));
2461
                       CALL(_d2v);
2462
2463
                       loadi(Rreg, (ulong) &R);
                       mem(Ldw, Rfp, Rreg, O(REG, FP));
2464
2465
                       mem(Ldw, Rmp, Rreg, O(REG, MP));
2466
                       ADDI(Rsp, Rsp, 16);
2467
                       break;
2468
              case ICVTLF:
2469
                       op1(Laddr, i, Rta);
2470
                       mem(Ldw, RAO, Rta, 0);
2471
                       mem(Ldw, RA1, Rta, 4);
2472
2473
                       FCVTDWU(RM, FO, RAO);
                                                         // F0 = float(unsigned src[0:31])
2474
                       FCVTDW(RM, F1, RA1);
                                                         // F1 = float(src[32:63])
2475
2476
                       // F2 = 4294967296
2477
                       LUI(Rta, SPLITH(&double4294967296));
2478
                       mem(Ldd, F2, Rta, SPLITL(&double4294967296));
2480
                       FMADDD(RM, F0, F1, F2, F0);
                                                         // F0 = F1 * F2 + F0
2481
2482
                       // Store the result
2483
2484
                       op3(Std, i, F0);
                       break;
2485
              case IDIVF:
2486
                       op1(Ldd, i, F1);
2487
                       op2(Ldd, i, F2);
2488
2489
                       FDIVD(RM, F1, F2, F1);
2490
                       op3(Std, i, F1);
                       break;
2491
2492
              case IMULF:
                       op1(Ldd, i, F1);
2493
                       op2(Ldd, i, F2);
2494
                       FMULD(RM, F1, F2, F1);
2495
```

```
op3(Std, i, F1);
2496
                       break;
2497
               case ISUBF:
2498
                       op1(Ldd, i, F1);
2499
                        op2(Ldd, i, F2);
2500
2501
                       FSUBD(RM, F1, F2, F1);
                       op3(Std, i, F1);
2502
2503
                       break;
               case IADDF:
2504
                       op1(Ldd, i, F1);
2505
2506
                        op2(Ldd, i, F2);
                       FADDD(RM, F1, F2, F1);
2507
                       op3(Std, i, F1);
2508
2509
                       break;
               case INEGF:
2510
                        op1(Ldd, i, F1);
2511
                       FSGNJND(F1, F1, F1);
2512
                       op3(Std, i, F1);
2513
2514
                       break;
               case ICVTWF:
2515
                       op1(Ldw, i, RAO);
2516
                       FCVTDW(RM, F1, RAO);
2517
                       op3(Std, i, F1);
2518
                       break;
2519
2520
               case ICVTFW:
                       op1(Ldd, i, F1);
2521
2522
                       FCVTWD(RM, RAO, F1);
                       op3(Stw, i, RAO);
2523
                       break;
2524
               case ISHLL:
2525
                       /* should do better */
2526
                       punt(i, SRCOP|DSTOP|THREOP, optab[i->op]);
2527
2528
                       break;
               case ISHRL:
2529
                        /* should do better */
2530
                       punt(i, SRCOP|DSTOP|THREOP, optab[i->op]);
2531
                        break;
2532
               case IRAISE:
2533
                       punt(i, SRCOP|WRTPC|NEWPC, optab[i->op]);
2534
2535
                       break;
2536
               case IMULX:
               case IDIVX:
2537
               case ICVTXX:
2538
2539
               case IMULX0:
               case IDIVXO:
2540
2541
               case ICVTXX0:
               case IMULX1:
2542
               case IDIVX1:
2543
2544
               case ICVTXX1:
               case ICVTFX:
2545
               case ICVTXF:
2546
               case IEXPW:
2547
               case IEXPL:
2548
2549
               case IEXPF:
                       punt(i, SRCOP|DSTOP|THREOP, optab[i->op]);
2550
2551
                       break;
2552
               case ISELF:
                       punt(i, DSTOP, optab[i->op]);
2553
2554
                        break;
               }
2555
      }
2556
2557
      static void
2558
      preamble(void)
2559
2560
               if(comvec)
2561
                       return:
2562
2563
               comvec = malloc(20 * sizeof(*code));
2564
               if(comvec == nil)
2565
2566
                       error(exNomem);
               code = (ulong*)comvec;
2567
2568
               codestart = code;
               codeend = code + 10;
2569
2570
               loadi(Rh, (ulong) H);
2571
```

```
loadi(Rreg, (ulong) &R);
2572
               mem(Stw, Rlink, Rreg, O(REG, xpc));
2573
               mem(Ldw, Rfp,
                                Rreg, O(REG, FP));
2574
2575
               mem(Ldw, Rmp,
                                Rreg, O(REG, MP));
               mem(Ldw, RAO,
                                Rreg, O(REG, PC));
2576
2577
               JR(RAO, 0);
2578
2579
               if (cflag > 4) {
                        iprint("preamble\n");
2580
                       das(codestart, code-codestart);
2581
               }
2582
2583
               segflush(comvec, ((ulong)code-(ulong)comvec) * sizeof(*code));
2584
2585
      }
2586
2587
      compile(Module *m, int size, Modlink *ml)
2588
      {
2589
               Link *1:
2590
               Modl *e;
2591
               int i, n;
2592
2593
               ulong *s, *tmp;
2594
               iprint("compile\n");
2595
2596
               base = nil;
2597
2598
               patch = mallocz(size*sizeof(*patch), 0);
               tinit = malloc(m->ntype*sizeof(*tinit));
2599
               tmp = mallocz(2048*sizeof(ulong), 0);
2600
2601
               if (patch == nil || tinit == nil || tmp == nil)
2602
2603
                       goto bad;
2604
               // Set base so that addresses are at the same order of magnitude in both passes
2605
2606
               base = tmp;
2607
               preamble();
2608
2609
               codestart = tmp;
               codeend = tmp + 2048;
2610
2611
               mod = m;
2612
              n = 0;
2613
               pass = 0;
2614
               nlit = 0;
2615
2616
2617
               // Do the first pass
               for (i = 0; i < size; i++) {
2618
                       codeoff = n;
2619
                       code = tmp;
2620
                       comp(&m->prog[i]);
patch[i] = n;
2621
2622
                       n += code - tmp;
2623
2624
               iprint("first pass used %d instructions\n", n);
2625
2626
               // Generate macros at the end
2627
2628
               for (i = 0; i < NMACRO; i++) {
                       codeoff = n;
2629
                       code = tmp;
2630
                       mactab[i].gen();
2631
                       macro[mactab[i].idx] = n;
2632
2633
                       n += code - tmp;
2634
2635
2636
               iprint("first pass and macros used %d instructions \n", n);
2637
2638
               free(tmp);
               base = mallocz((n+nlit)*sizeof(*code), 0);
2639
               codestart = base;
2640
               codeend = base + n + nlit;
2641
2642
               if (base == nil)
2643
                       goto bad;
2644
               iprint("base address: 0x%p\n", base);
2645
                                      0x\%p^n, mod->prog);
               iprint("mod->prog:
2646
               iprint("size:
                                      d\n", size);
2647
```

```
2648
              if (cflag > 3)
2649
                       iprint("dis=%5d %5d risc-v=%5d asm=%.8p: %s\n",
2650
                                size, size*sizeof(Inst), n, base, m->name);
2651
2652
2653
               // Prepare for the next pass
              pass++;
2654
              nlit = 0;
2655
              litpool = base + n;
2656
              code = base;
2657
              n = 0;
2658
              codeoff = 0;
2659
2660
2661
               // Translate the instructions
               iprint("compile second pass\n");
2662
              for (i = 0; i < size; i++) {
2663
                       s = code;
2664
                       comp(&m->prog[i]);
2665
2666
                       if (patch[i] != n) {
2667
                                // The previous instruction used a different number of instructions
2668
2669
                                // than in the first pass, messing up the offsets
                                if (cflag <= 4)
2670
                                    iprint("%3d %D\n", i, &m->prog[i-1]);
2671
2672
                                iprint("First and second pass instruction count doesn't match\n");
                                iprint("first pass: %lud\nsecond pass: %d\n", patch[i], n);
2673
2674
                                urk("phase error");
2675
2676
2677
                       if (cflag > 4) {
                                iprint("%3d %D\n", i, &m->prog[i]);
2678
                                das(s, code-s);
2679
                       }
2680
2681
2682
                       n += code - s;
              }
2683
2684
               // Insert the macros
2685
              iprint("compile second macro\n");
2686
              for (i = 0; i < NMACRO; i++) {
2687
                       s = code;
                       mactab[i].gen();
2689
2690
2691
                       if (macro[mactab[i].idx] != n) {
                                iprint("mac phase err: %lud != %d\n", macro[mactab[i].idx], n);
2692
2693
                                urk("phase error");
2694
2695
                       n += code - s;
2696
2697
                       if (cflag > 5) {
2698
                                iprint("%s:\n", mactab[i].name);
2699
                                das(s, code-s);
2700
                       }
2701
              }
2702
2703
2704
               iprint("compile m->ext types\n");
              for (1 = m->ext; 1->name; 1++) {
2705
                       1->u.pc = (Inst*) RELPC(patch[1->u.pc - m->prog]);
2706
                       typecom(1->frame);
2707
              }
2708
2709
              if (ml != nil) {
2710
                       e = &ml->links[0];
2711
2712
                       iprint("compile ml->links types\n");
2713
                       for (i = 0; i < ml->nlinks; i++) {
2714
                                e->u.pc = (Inst*) RELPC(patch[e->u.pc - m->prog]);
2715
                                typecom(e->frame);
2716
2717
                                e++;
2718
                       }
              }
2719
2720
               iprint("compile m->type types\n");
2721
              for (i = 0; i < m->ntype; i++) {
2722
                       if (tinit[i] != 0)
```

```
typecom(m->type[i]);
2724
                }
2725
2726
                iprint("compile patches\n");
2727
                patchex(m, patch);
m->entry = (Inst*) RELPC(patch[mod->entry - mod->prog]);
2728
2729
2730
                iprint("compile done\n");
2731
                free(patch);
2732
2733
                free(tinit);
                free(m->prog);
m->prog = (Inst*) base;
m->compiled = 1;
2734
2735
2736
                segflush(base, n*sizeof(*base));
2737
2738
                return 1;
2739
      bad:
2740
                iprint("compile failed\n");
2741
                free(patch);
2742
2743
                free(tinit);
2744
                free(base);
                free(tmp);
2745
2746
                return 0;
2747 }
```



