**Christian Steinsland** 

# Design and Implementation of a Digital Standard Cell Library for 28 nm Technology

Master's thesis in Electronic System Design Supervisor: Trond Ytterdal, Snorre Aunet June 2021

Master's thesis

NTNU Norwegian University of Science and Technology Faculty of Information Technology and Electrical Engineering Department of Electronic Systems



**Christian Steinsland** 

# Design and Implementation of a Digital Standard Cell Library for 28 nm Technology

Master's thesis in Electronic System Design Supervisor: Trond Ytterdal, Snorre Aunet June 2021

Norwegian University of Science and Technology Faculty of Information Technology and Electrical Engineering Department of Electronic Systems



#### Abstract

A digital standard cell library has been designed and implemented for a 28 nm technology. The library has been designed and optimized for a supply voltage of  $300 \,\mathrm{mV}$ , to be compatible with a standard design flow. Each cell has been characterized with extracted parasitic components. Combinatorial logic gates, including compound logic gates, and sequential cells were implemented with SLVT (Super Low VT) transistors. The library has been used to synthesize a functional RISC-V architecture (PicoRV32). The motivation was to verify the functionality of the standard cell library and obtain quantitative results of the performance of the library. The minimum energy point (at room temperature in the TT-corner) for the CPU was found to be with a supply voltage of  $500 \,\mathrm{mV}$  and a frequency of  $20 \,\mathrm{MHz}$ . By increasing the supply voltage to  $600 \,\mathrm{mV}$ , the CPU supports a  $50 \,\mathrm{MHz}$  clock. The highest simulated frequency was  $250 \,\mathrm{MHz}$  at  $1 \,\mathrm{V}$ 

#### PREFACE

This report is written as an assignment for TFE4930, the master thesis in the Electronic Systems Design and Innovation program at NTNU Trondheim. The goal of the project is to design and characterize a digital standard cell library in a 28 nm technology, with a supply voltage of 300 mV. All work presented in this report is a continuation of a previous project (presented in [1]) which is assumed to be known to the reader. In cases where it is deemed necessary, some information may be revisited for clarification purposes. Despite the similarity of the content, the implementation of some of the cells has been changed.

I want to acknowledge and thank my supervisors:

Prof. Trond Ytterdal for always being available for questions, and being an astounding resource for insight to the tools related to design of CMOS circuits.

Prof. Snorre Aunet for the uttermost insight in digital design, and providing vital guidance on solutions and results that are beneficial to pursue.

I would also like to thank Fredrik Feyling. By allowing me to contribute on developing PADE<sup>1</sup>, I had the possibility to develop testbenches in a much simpler manner than before. PADE was used to simulate some simple synthesized designs (presented in Section IV-C), and without it I would require much more time on setting everything up.

Asbjørn Djupdal has helped me to set up the top module for the PicoRV32 CPU, as presented in Section IV-D, and the testbench of the CPU, presented in IV-D2. I would not have the time to implement and simulate on a circuit of this size without his help, for which I am very appreciative.

<sup>1</sup>PADE is available on github.

The version used in the implementation is the following commit: 37c8cfedbf4f09642ae71d8d4ca8a19c13f1f9ce. The repository is not open to the public at the time of publication, as confidentiality of some information must be protected. This is prone to change.

## TABLE OF CONTENTS

List of Figures v					
List	of Tables			vi	
I	Introdu	ction		1	
	I-A	Outline .		2	
п	Backgro	ound		3	
	II-A	Design flo	w	3	
		II-A1	Cell design	4	
	II-B	Digital cel	Ils and logic gates	5	
		II-B1	Compound gates	5	
ш	Method	ology		8	
	III-A	Tools		8	
		III-A1	Design of standard cells	8	
		III-A2	Library characterization	8	
		III-A3	Synthesis	8	
	III-B	Testbench		8	
IV	Implem	entation		9	
	IV-A	Digital Ce	ells in standard cell library	9	
		IV-A1	Transistors	9	
		IV-A2	Simple logic gates	11	
		IV-A3	Compound logic gates	11	
		IV-A4	Buffers	11	
		IV-A5	Multiplexer	11	
		IV-A6	D-type flip-flop	11	
		IV-A7	D-type latches	12	
		IV-A8	Full Adder	12	
		IV-A9	Filler	12	
	IV-B	Library ch	naracterization	13	
	IV-C	Synthesis	of digital designs	13	
		IV-C1	Full adder	13	
		IV-C2	Counter	13	
	IV-D	PicoRV32		14	

		IV-D1 P&R	14
		IV-D2 Testbench	14
V	Results		18
	V-A	Library characterization	18
	V-B	Full Adder	19
	V-C	Counter	19
	V-D	PicoRV32	20
		V-D1 Synthesis and P&R	20
		V-D2 Simulation	22
VI	Discuss	ion	24
	VI-A	Library characterization	24
		VI-A1 Library characterization for different operating conditions	25
	VI-B	Synthesized Designs	25
		VI-B1 Full Adder	25
		VI-B2 8-bit Counter	26
		VI-B3 PicoRV32	26
	VI-C	Area	27
VII	Conclus	sion	29
	VII-A	Using SLVT transistors	29
	VII-B	Drive Strength	29
	VII-C	PicoRV32	29
Bibli	ography		30
Арре	endix		31
	А	Presentation of standard cells	31
	В	Datasheets	54
	С	Library characterization for different operating conditions	126

## LIST OF FIGURES

1	Overview og standard cell library design [1, Fig. 4]	3
2	Design flow of digital cells [1, Fig. 5]	4
3	AOI22, an example of logic gate of type And-Or-Invert	6
4	OAI22, an example of logic gate of type Or-And-Invert	7
5	Layout for the PMOS transistors	10
6	Layout for the NMOS transistors	10
7	Layout for FILLER	12
8	Simulation results of full adder	19
9	Simulation results of 8-bit counter	20
10	Layout of PicoRV32 after P&R	21
11	Area as a function of supply voltage and frequency	22
12	Logic gates included in the synthesized results	22
13	Supported frequencies	23
14	Power consumption	23
15	Energy consumption	23
16	Standard cell: INV1X1	31
17	Standard cell: INV1X4	32
18	Standard cell: BUFF1X1	33
19	Standard cell: NAND2X1	34
20	Standard cell: AND2X1	35
21	Standard cell: NOR2X1	36
22	Standard cell: OR2X1	37
23	Standard cell: XNOR2X1	38
24	Standard cell: XOR2X1	39
25	Standard cell: AOI12X1	40
26	Standard cell: AOI22X1	41
27	Standard cell: AOI112X1	42
28	Standard cell: AOI212X1	43
29	Standard cell: AOI222X1	44
30	Standard cell: OAI12X1	45
31	Standard cell: OAI22X1	46
32	Standard cell: OAI211X1	47
33	Standard cell: OAI222X1	48
34	Standard cell: MUX2X1	49

35	Standard cell: DFFX1	50
36	Standard cell: DFFX4	51
37	Standard cell: DLX1	52
38	Standard cell: FAX1	53

## LIST OF TABLES

Ι	Tools used in the design flow of the standard cell library	8
II	Digital cells implemented in the standard cell library	9
III	Area of the implemented cells	10
IV	Library characterization results for different operating conditions	19
V	Supported pairs of frequency and voltages after synthesis	21
VI	Comparison of synthesis results with compound gates included or excluded	21
VII	Simulation results	23
VIII	Leakage power for different drive strengths	24
IX	Delay for rising and falling output for a selection of cells	24
Х	Digital results, representing the values from Fig 8	26
XI	Digital results, representing the values from Fig 9	26
XII	Library characterization results for nominal conditions (25 $^{\circ}$ C, TT-corner)	126
XIII	Library characterization results for $-20$ °C, in the SS-corner	126
XIV	Library characterization results for $85 ^{\circ}$ C, in the FF-corner	127

## GLOSSARY

FF	Fast-Fast, where both PMOS and NMOS are in the fast process corner	
library characterization	The process of characterizing the behavior of each cell in a standard cell library	
main netlist	The netlist synthesized for $300\mathrm{mV}$ and $3.2\mathrm{MHz},$ with parasitic components extracted	
PADE	Python aided Analog Design Environment	
PicoRV32	An open-source, size-optimized RISC-V CPU implementation	
poly	Short name for polysilicon, which is made of small crystalline regions of silicon	
PVT	Process-Voltage-Temperature variations. Inaccuracies across variations due to process corners, voltage and/or temperature	
RISC-V	Open source standard instruction set architecture based on Reduced Instruction Set Computer (RISC) principles	

SS	Slow-Slow, where both PMOS and NMOS are in the slow process corner	
standard cell library	A library containing pre-designed and pre-verified technology-dependent digital cells, available when synthesizing a technology-independent RTL-design	
synthesis	Gate level synthesis, the process of mapping technology-independent RTL description to technology-dependant CMOS logic using a library of pre- characterized standard cells	
SystemVerilog	A Hardware Descriptive Language (HDL) language (and Hardware Verification Language), based on Verilog and some extensions	
TT	Typical-Typical, where both PMOS and NMOS are in the typical process corner	
Verilog	A Hardware Descriptive Language (HDL) used to model digital electronic systems	

## ACRONYMS

AOI	And-Or-Invert	
ASIC	Application-Specific Integrated Circuit	
CMOS	Complemetary Metal-Oxide Semiconductor	
CPU	Central Processing Unit	
DRC	Design Rule Check	
HDL	Hardware Descriptive Language	
lef	Library Exhange Format	
LVS	Layout Versus Schematic	
NMOS	Negative-channel Metal-Oxide Semiconductor	
OAI	Or-And-Invert	
P&R	Place And Route	
PDK	Process Design Kit	
PMOS	Positive-channel Metal-Oxide Semiconductor	
POS	Product-Of-Sums	
RISC	Reduced Instruction Set Computer	
RTL	Register-Transfer-Level	
SLVT	Super Low VT	
SOP	Sum-Of-Products	
VT	Threshold voltage $(V_t)$	

### I. INTRODUCTION

The implementation of modern digital designs requires an increasingly amount of complexity, and requirements for computer performance still increases. Although full-custom ASIC design allows more control of the optimization, there are major drawbacks regarding design-time and requirements in skill for designers. A major factor in the rapid growth of integrated circuits is the use of standard cell libraries [2]. By using pre-designed and pre-verified standard cells to perform various system functions, time can be spent on working on the Register-Transfer-Level (RTL). A tool may then use the technology-independent RTL description and map it to technology-dependent CMOS logic using a library of pre-characterized standard cells. This process is called gate-level synthesis.

In recent years, as the complexity increases and the size of transistors decreases, there has been an increased focus on the energy efficiency of integrated circuits. Patrick P. Gelsinger predicted in 2001 that the development of integrated circuits meant that the power consumption would become higher than what is practically possible [3]. His predictions imply that the power density would reach the power density of a nuclear reactor by 2005, a rocket nozzle by 2010, and the surface of the sun in 2015. As this is practically impossible, power consumption needs to be addressed. Often this can be achieved by decreasing the supply voltage, decreasing the clock frequency, or by various implementations to reduce power consumption in Hardware Descriptive Language (HDL). Decreasing the supply voltage to sub-threshold or near-threshold values can often be necessary to realize self-powered systems.

This report will present an implementation of a standard cell library, which consists of digital cells that perform a sequential or combinatorial function, and can then be used by a synthesis tool to generate a digital design. An implementation of a RISC-V CPU in HDL has been used to test the library. As the main focus is the library itself, there have not been any efforts made to optimize or improve the RTL design. The chosen processor is a PicoRV32, which is a size-optimized RISC-V CPU, presented in Section IV-D.

The technology is a commercially available 28 nm CMOS technology. All transistors were designed with the minimum length allowed by the Process Design Kit (PDK) and width of 200 nm [1]. The size of the transistors were equal in every cell in the standard cell library to simplify the design process. SLVT transistors were used to maximize the speed.

Because of the importance of energy efficiency, the library has been designed to use a supply voltage of  $300 \,\mathrm{mV}$ , which is a near-threshold voltage. Some analysis has been done to see how varying the supply voltage affects the overall speed and energy-efficiency of the CPU.

There were no requirements for the frequency, as supported frequency can vary based on which RTL design is implemented. However, the following were desired to find to characterize the potential of the library:

- The maximum possible frequency for operation with a supply voltage of  $300 \,\mathrm{mV}$ .
- The minimum possible supply voltage for operation with a frequency of  $50 \,\mathrm{MHz}$ , for applications that require higher speed.
- The minimum energy point to perform a set of instructions, with a pair of frequencies and supply voltages.

The standard cell library has been implemented with various combinatorial and sequential cells. Both two-input logic gates and compound logic gates of And-Or-Invert (AOI)- and Or-And-Invert (OAI)-type are present in the library. A D-type flip-flop has been implemented to allow clocked digital designs to be synthesized.

Additionally, a D-type latch and a tri-state buffer have been implemented. Although not required or utilized in any synthesized designs presented in this report, some digital designs may require these cells for the RTL-code to be synthesizable.

The work presented in this report is based on previous work presented in [1].

There were some problems with the previous implementation that have since been resolved. The biggest problem was due to compatibility issues in Place And Route (P&R) related to the Library Exhange Format

(lef) file. The routing grid was previously chosen to be suitable for the design. However, to resolve issues that surfaced under P&R, the routing grid has been changed to comply with the restrictions of the PDK.

The library was functional for the synthesized designs. Generated reports after library characterization and results of simulations provided correct functionality. Synthesized designs passed Design Rule Check (DRC) and Layout Versus Schematic (LVS) checks, which implies that the standard cells are compatible with the standard design flow.

The PicoRV32 CPU was verified to function with a clock frequency of  $2.1 \,\mathrm{MHz}$  at  $300 \,\mathrm{mV}$ . When the supply voltage was increased to  $600 \,\mathrm{mV}$ , the CPU supported a clock frequency of  $50 \,\mathrm{MHz}$ . The maximum supported frequency tested by simulation was  $250 \,\mathrm{MHz}$ , with a supply voltage of  $1 \,\mathrm{V}$ .

The lowest amount of energy consumed for executing the testbench was found to be approximately  $32.3\,\rm pJ$  at  $500\,\rm mV$  and  $20\,\rm MHz.$ 

## A. Outline

The report contains the following chapters, and is meant to be read in the following way:

- **Background** (Section II) Background theory, written in a generalized manner, necessary to be familiar with to better understand the implementation and results
- Methodology (Section III) The tools and methods used in the implementation, and how results were obtained
- Implementation (Section IV) How the standard cell library and the synthesized designs were implemented
- **Results** (Section V) Results obtained by library characterization, synthesis, P&R and simulation of synthesized design
- Discussion (Section VI) The results are discussed and evaluated
- Conclusion (Section VII) The conclusion of the discussion

#### II. BACKGROUND

This section will describe some theory that is necessary to be familiar with to understand the implementation of the standard cell library. The design flow used for the implementation is presented in Section II-A. Tools that are used in the design flow are presented in Section III-A.

#### A. Design flow

An overview of the design flow is given in Fig. 1.




Fig. 1: Overview og standard cell library design [1, Fig. 4]

The initial step is designing the cells themselves. This step is explained in further detail in Section II-A1.

A library characterization tool simulates each cell to characterize the power consumption and timing information. The tool imports the netlists (containing parasitic capacitances) for each cell and generates a *lib* file containing all information about the cells. Information about area may be included (optional) to allow the synthesis tool to optimize for area. As the netlists do contain geometrical information, this is not included automatically. Included in the lib file is also the logic functionality of the cells.

The synthesis tool is responsible for reading an HDL file and generate a netlist containing the cells that are available in the library. As the lib file contains the truth tables, power consumption, and timing for each cell, the synthesis tool has the necessary information to synthesize with correct functionality and meet the timing requirements (if possible). The netlist generated by the synthesis tool can be used by the Place And Route (P&R) tool to create the floorplan with the cells placed and connected as stated in the netlist.

For the P&R tool to be able to place the cells and route between them without creating shorts, it needs to be provided information about the layout of the cells. However, not all the information from the layout is needed. This can be done by using a Library Exhange Format (lef) file. The file contains the following information [4]:

- Technology: layer, design rules, via definitions, metal capacitance
- Site: Site extension
- Macros: cell descriptions, cell dimensions, layout of pins and blockages, capacitances

An important part of the design flow is to include the lef file for the given technology in use. By using a tool, one can generate another lef file containing the *macros*. These macros contain the necessary information about the cells, which allows the P&R tool to use the cells without any information about the internal netlist. Not shown in Fig. 1, is that the lef files may be included in the synthesis tool.

Including this file implies that information about the area is known, which allows the tool to minimize the area and produce more accurate reports. Additionally, the lib file can be included in the P&R tool to analyze necessary setup and hold times in the design.

When the P&R tool has finished placing all cells and routing the design, the layout and Verilog netlist can be exported for further use. The layout is streamed out to a binary *.gds* file, which is the file used to fabricate the integrated circuit. The Verilog netlist contains all the digital cells (from the standard cell library) that are placed and routed by the P&R tool. It is also necessary to ensure that the design passes the DRC and LVS checks. They will be explained in further detail in Section II-A1.

Additional steps for finalizing the design for tape-out are regarded as out of the scope of this report. However, the exported layout after P&R can be used for further simulation with parasitic components extracted (extraction is explained in Section II-A1).

1) Cell design: Fig. 2 shows an overview of the design flow for a single digital cell. The initial stage is to design the cell on the schematic level. The cell can then be verified and analyzed in simulation and redesigned if necessary.




Fig. 2: Design flow of digital cells [1, Fig. 5]

When the cell works as intended with satisfying results, the next step is to design the layout. The layout is related to the physical design and contains the geometrical information of the layers that are intended to be in the integrated circuit. When drawing the layout, the design must obey the *design rules* that are given

by the Process Design Kit (PDK). To ensure that these are followed, the layout must pass the Design Rule Check (DRC) to achieve an overall high yield and reliability [5]. In addition to DRC, the design must pass Layout Versus Schematic (LVS). This tool verifies that the layout is the same representation of the circuit as the schematic (same number of transistors, nets connected correctly, etc.).

When both DRC and LVS pass, there is one more step that is necessary to complete the layout step. Transistors contain *parasitic capacitors* [6], which impacts the behavior of the cells. In addition, adding metal wires in the cell adds parasitic capacitance. The parasitic components can be extracted by using a tool that generates a netlist containing the parasitic components in addition to the circuit. By including the extracted components, the simulation models become more accurate when accounting for these parasitic components.

The final step is to reevaluate the behavior of the cell. If the simulation results are not satisfactory after parasitic components are accounted for, the cell must be redesigned.

## B. Digital cells and logic gates

The Boolean functionality of the most common logic gates, flip-flops, and latches is assumed to be known by the reader. The following cells must be known, and are not explained in detail in this report:

- Inverters
- Tri-state buffers
- NAND, NOR, AND and OR
- XOR and XNOR
- D type flip-flops
- D type latches
- Multiplexers

Additionally, a basic understanding of CMOS transistors and how PMOS and NMOS constructs the pull-up and pull-down circuitry of a logic cell is assumed.

1) Compound gates: One can achieve any combinatorial function by only using NAND-gates and inverters. By connecting one input of a NAND-gate to VDD, one can even use only NAND-gates, assuming the synthesis tool supports it. However, this has multiple drawbacks. By creating more logic gates (f. ex. NOR, XOR, and XNOR), one can reduce the number of total required transistors. This increases overall speed and reduces both area and power consumption of the synthesized result.

Expanding on this, it is possible to create cells that perform more complex logic functions in a single stage of logic by using a combination of parallel and serial connections of PMOS and NMOS transistors [6]. Examples of this are AOI (And-Or-Invert) and OAI (Or-And-Invert) cells. How they can be derived is described in the following paragraphs. Note that the approach can be used to analyze simple NAND- and NOR-gates with two or more inputs. For clarity, a short description of them is provided.

*a) NAND gates:* The output of a NAND-gate is dependant on every input being high for the output to be low. This implies that when only one (or none) of the inputs is low, the output must be high. The PMOS circuitry is responsible for pulling the output to the value of the VDD rail (PMOS circuitry may be referred to as the pull-up network). As the NAND-gate produces a high output even when a single input is low, the PMOS transistors must be connected in parallel. When the gate voltage is low on one of the inputs, the transistors connects <sup>2</sup> the output to VDD. Similarly, for the NMOS circuitry, a single low input must disconnect <sup>3</sup> the output from VSS. Only when all inputs are high must the output be connected to VSS. This implies that the NMOS transistors are connected in series.

*b) NOR gates:* The output of a NOR gate requires both inputs to be low for the output to be high. Following the same approach as for the NAND gate, one can see that both PMOS transistors must conduct for the output to be driven high. This implies that the PMOS transistors must be connected in series. The NMOS transistors should connect the output to VSS when at least one transistor has a high gate voltage, which implies that the NMOS transistors are connected in parallel.

<sup>&</sup>lt;sup>2</sup>By providing a low-impedance path

<sup>&</sup>lt;sup>3</sup>By having a high impedance path

c) AOI cells: AOI cells perform Sum-Of-Products (SOP) expressions. This means that the output depends on the sum of two or more products. An example is shown in eq. (1). Note that the output is inverted.

$$Y = \overline{AB + CD} \tag{1}$$

The equation in the example can naturally be made by using two AND-gates (connected to A and B, and C and D respectively), which feeds a two-input NOR-gate. However, this can be simplified.

If we first regard the pull-down network consisting NMOS transistors, one can see that for the (inverted) output to be pulled low, either AB or CD must be true. For each product, both inputs must be high to conduct between output and VSS. This implies that the NMOS transistors must be connected in series for the given product. The output only depends on one of the products to be true, which implies conducting serial connection. From this follows that each serial connection is connected in parallel.

The pull-up network consists of PMOS transistors, which conducts when the gate voltage is low. Pulling the output voltage high requires both products to be false (given the output is inverted). This implies that A or B must be low, for the product to be evaluated as false. The same applies to C and D. As both products must be evaluated to false for the output to be driven high, the transistors for AB and CD must be connected in series, while the transistors for each product are in parallel.

The resulting schematic and symbol that evaluates the function in eq. (1) is given in Fig. 3. The name for this specific cell is AOI22.




Fig. 3: AOI22, an example of logic gate of type And-Or-Invert


Using the same approach for different Boolean functions, one can create schematics for logic gates to evaluate other Boolean functions, with more or fewer inputs.

*d)* OAI cells: OAI cells are similar to AOI cells. However, OAI cells are used to calculate a Product-Of-Sums (POS) expression instead of a SOP expression. Fig. 4 shows the schematic and symbol for the logic gate that represents the equation shown in eq. (2).

$$Y = \overline{(A+B)(C+D)} \tag{2}$$

Using the same approach as for the AOI cell, one can create the schematic by using a combination of parallel and serial connections of the transistors. However, the first step is to identify each sum instead of each product. As inputs *A* and *B* are ORed together, the NMOS transistors must be connected in parallel and PMOS transistors in series. As the sums are ANDed together, the NMOS circuitry for each sum must be connected in series, and the PMOS circuitry must be connected in parallel. From this follows that the OAI cells can easily be created by switching the parallel and serial connections from the complementary AOI cells.

An important thing to notice with AOI- and OAI-cells is that for each input, one NMOS and one PMOS transistors are required. This implies that the total number of transistors is twice the amount of inputs.





#### III. METHODOLOGY

#### A. Tools

Table I presents the tools and descriptions for what they were used.

Tool	version	Description
Virtuoso calibre Quantus Extraction Liberate Genus Abstract Innovus	6.1.7-64b v2020.3_24.16 20.1.1-s233 19.21.472 19.15.000 6.1.7-64b v19.16-s053_1	Design of schematic and layout. Design Rule Check (DRC) and Layout Versus Schematic (LVS) Extraction of parasitic capacitance Library characterization of cells (lib-file) Gate level synthesis Abstract view generation, to generate Library Exhange Format (lef) Place And Route (P&R)
irun	15.20-s084	Simulation of processor with Verilog testbench

TABLE I: Tools used in the design flow of the standard cell library

1) Design of standard cells: The Schematic Suite XL and Layout Suite XL in Virtuoso were used to design the schematic and layout of cells. Some simulations were done with ADE Explorer to verify the functionality of the cells.

2) Library characterization: The characterization of the library was done by use of Liberate from Cadence. All cells were characterized for a nominal temperature of  $25 \,^{\circ}$ C in the TT process corner. To accurately characterize the behavior of the digital cells, the input slews and load capacitance must be defined. The characterization was done for the following input slews and load capacitances:

- Input slew: 0.5 ns, 1 ns, 3 ns, 7 ns, 10 ns
- Load capacitance: 0.5 fF, 1 fF, 2 fF, 3 fF, 5 fF

The library contains results for all combinations of input slews and load capacitances. Values were chosen based on initial simulation results and measurements of capacitance of various cells.

*3) Synthesis:* The gate-level synthesis was performed with Genus from Cadence. To allow more accurate area optimization and reporting, lef files for the technology, and the generated lef files for the library, were included in the script run by Genus. The synthesis was performed with a high effort on redundancy removal and optimization for timing, area, and power.

The power estimations were performed with default settings. The leakage power is calculated from values given by the lib files, and the dynamic power is calculated as following: If a pin is associated with a clock, the default toggle rate is 10% of the frequency. If a pin is *not* associated with a clock, the default toggle rate is 1% of the frequency.

#### B. Testbench

The implementation of the testbench is presented in Section IV-D2. In order to find the most energyefficient supply voltages, some metrics should be defined.

The average power consumption,  $P_{avg}$ , is found by measuring the current delivered by the power supply, and multiply the average current,  $I_{avg}$ , with the supply voltage,  $V_{VDD}$ , as shown in eq. 3. From this, the total energy consumed when simulating the testbench can be calculated by multiplying the average power consumption with the time, T, as shown in eq. 4. As the number of clock cycles is known, the total time required can be substituted with a function given by the frequency f, as shown in eq. 5.

$$P_{avg} = I_{avg} \cdot V_{VDD} \tag{3}$$

$$E = P_{avg} \cdot T \tag{4}$$

$$E = P_{avg} \cdot \frac{cycles}{f} \tag{5}$$

#### IV. IMPLEMENTATION

In this chapter, the implementation of the standard cell library will be presented. All digital cells were implemented using Super Low VT (SLVT) transistors to maximize speed. A consequence of this is a trade-off with higher current leakage through the transistors. Each transistor was implemented with a width of 200 nm, and minimum gate length. The width was chosen by initial experimentation to achieve a balanced rise and fall time for the output of the inverter. Every transistor was implemented with equal width to simplify the design process. As will be explained in Section IV-A1, higher drive strengths were obtained by using multiple transistors in parallel.

PicoRV32, a RISC-V CPU architecture presented in Section IV-D, was synthesized with a supply voltage of 300 mV and frequency of 3.2 MHz. The synthesized design was used in Place And Route (P&R), to generate a netlist where parasitic components were extracted. The resulting netlist will be referred to as the main netlist in this report. All simulation results are based on simulation of the main netlist.

#### A. Digital Cells in standard cell library

All digital cells have been designed to function optimally with a supply voltage of  $300 \,\mathrm{mV}$ . The cells that have been implemented are presented in Table II. The schematics and layouts for all cells are presented in Appendix A.

Each cell has a fixed height of  $1.3\,\mu\text{m}$ . The width is a multiple of  $130\,\text{nm}$  for compatibility with the Process Design Kit (PDK).

Name	Drive strength	Description
INV1	X1 (Fig. 16), X4 (Fig. 17)	Single-input inverter
BUFF1	X1 (Fig. 18)	Tri-state buffer
NAND2	X1 (Fig. 19)	Two-input NAND
AND2	X1 (Fig. 20)	Two-input AND
NOR2	X1 (Fig. 21)	Two-input NOR
OR2	X1 (Fig. 22)	Two-input OR
XNOR2	X1 (Fig. 23)	Two-input XNOR
XOR2	X1 (Fig. 24)	Two-input XOR
AOI12	X1 (Fig. 25)	Two-input AND to two-input NOR
AOI22	X1 (Fig. 26)	Double two-input AND to two-input NOR
AOI112	X1 (Fig. 27)	Two-input AND to three-input NOR
AOI212	X1 (Fig. 28)	Double two-input AND to three-input NOR
AOI222	X1 (Fig. 29)	Triple two-input AND to three-input NOR
OAI12	X1 (Fig. 30)	Two-input OR to two-input NAND
OAI22	X1 (Fig. 31)	Double two-input OR to two-input NAND
OAI211	X1 (Fig. 32)	Two-input OR to three-input NAND
OAI222	X1 (Fig. 33)	Triple two-input OR to three-input NAND
MUX2	X1 (Fig. 34)	2:1 multiplexer
DFF	X1 (Fig. 35), X4 (Fig. 36)	D-type flip-flop
DL	X1 (Fig. 37)	D-type latch
FA	X1 (Fig. 38)	Full adder


TABLE II: Digital cells implemented in the standard cell library

The area for the layout of each cell is presented in Table III.

1) Transistors: As shown in Table II, there are two available drive strengths in the library. The width of all transistors are 200 nm (for both NMOS and PMOS). As the height of the cells should be equal for every cell in the library [1], this is the case for both X1- and X4-versions of the cells. The higher drive strength is realized by having multiple transistors in parallel. The given technology requires the bulk connection to be connected to the VDD/VSS rails, so they are in themselves a part of the rails. Fig. 5 presents the layout for PMOSX1 and PMOSX4. NMOSX1 and NMOSX4 layouts are presented in Fig. 6

Cell	Area
INV1X1	$0.507\mu m^2$
INV1X4	$1.690  \mu m^2$
BUFF1X1	$1.521\mu{ m m}^2$
NAND2X1	$0.676\mu{ m m}^2$
AND2X1	$1.014\mu{ m m}^2$
NOR2X1	$0.676\mu{ m m}^2$
OR2X1	$1.014\mu{ m m}^2$
XNOR2X1	$2.366\mu{ m m}^2$
XOR2X1	$2.366\mu{ m m}^2$
AOI12X1	$1.183\mu{ m m}^2$
AOI22X1	$1.183\mu{ m m}^2$
AOI112X1	$1.014\mu m^2$
AOI212X1	$1.352\mu{ m m}^2$
AOI222X1	$1.690\mu{ m m}^2$
OAI12X1	$1.183\mu{ m m}^2$
OAI22X1	$1.352\mu{ m m}^2$
OAI211X1	$1.183\mu{ m m}^2$
OAI222X1	$1.859\mu{ m m}^2$
MUX2X1	$3.549\mu{ m m}^2$
DFFX1	$2.535\mu{ m m}^2$
DFFX4	$9.126\mu{ m m}^2$
DLX1	$2.535\mu\mathrm{m}^2$
FAX1	$7.943\mu{ m m}^2$
FILLER	$0.169\mu{ m m}^2$

TABLE III: Area of the implemented cells



(a) Layout for PMOSX1

(b) Layout for PMOSX4

Fig. 5: Layout for the PMOS transistors




Fig. 6: Layout for the NMOS transistors

The main difference that must be accounted for is that the transistors are connected on another metal layer when dealing with multiple transistors in parallel. As mentioned, the bulk connections are all connected

to the rails that are over the PMOS transistors and under the NMOS transistors. The rails are designed to be easy to stack side by side. In addition, the symmetrical rails allow similar transistors to be mirrored over/under the rails. To be compliant with the restrictions of the PDK and reduce mismatch and PVT-variations, the gates have a fixed pitch of 130 nm. Non-active poly is included for the reasons presented in [1].

2) *Simple logic gates:* Implementation of the most basic inverting logic cells (INV1, NAND2, NOR2) is very intuitive. Section II-B presents some information about how NAND2 and NOR2 can be implemented. Only two-input versions of the cells are included in this standard cell library.

AND2 and OR2 have been designed by simply using NAND2/NOR2 and an inverter in series. The area has been slightly minimized by having an overlap between the cells, reducing the area from what would be possible by the synthesis tool.

XNOR2 and XOR2 have been designed using an 8 transistors in a static CMOS configuration [6]. Inverters are included in the cells to provide the inverted complements of the signals within the cells. Note that, in difference with the other logic gates presented in this section, one can achieve the inverting functionality without including an inverter on the output of the complementing cell.

INV1 is one of the few gates that has both an X1- and an X4-version. As this is one of the most used gates, the overall synthesized design can benefit by having more than one available drive strength.

*3) Compound logic gates:* How to draw the schematic for compound logic gates is presented in Section II-B1. All implemented compound cells are of And-Or-Invert (AOI) and Or-And-Invert (OAI)-type. The non-inverting complements of the cells can be realized using an inverter on the output, which can be done by the synthesis tool, and has therefore not been implemented in the current cell library. The following cells, with the given Boolean functions have been implemented:

• AOI12X1: $Y = \overline{AB + C}$	(Presented in Fig. 25)
• AOI22X1: $Y = \overline{AB + CD}$	(Presented in Fig. 26)
• AOI112X1: $Y = \overline{AB + C + D}$	(Presented in Fig. 27)
• AOI212X1: $Y = \overline{AB + CD + E}$	(Presented in Fig. 28)
• AOI222X1: $Y = \overline{AB + CD + EF}$	(Presented in Fig. 29)
• OAI12X1: $Y = \overline{(A+B)C}$	(Presented in Fig. 30)
• OAI22X1: $Y = \overline{(A+B)(C+D)}$	(Presented in Fig. 31)
• OAI211X1: $Y = \overline{(A+B)CD}$	(Presented in Fig. 32)
• OAI222X1: $Y = \overline{(A+B)(C+D)(E+F)}$	(Presented in Fig. 33)

By inspecting the schematics of one of the larger compound logic gates, the maximum amount of transistors between the output and the VDD/VSS rails can be more than what is required by using multiple two-input logic gates (for example up to three transistors in AOI222X1, Fig. 29b, or OAI222X1, Fig. 33b).

4) Buffers: For the synthesis tool to be able to amplify signals or delay signals (given timing constraints), there should be at least one buffer in the cell library [7]. For several buffers to be attached to a databus or similar, it should be a tri-state buffer. This allows several buffers to avoid outputting to the bus all at once. In the current library, a tri-state buffer with an enable signal E has been implemented. When E is high, the output Y is equal to the input A. When E is low, the output is Z (high-impedance), disregarding the value of the input is.

Due to time restrictions for the project, a digital buffer (without an enable signal), or an inverting tri-state buffer, has not been implemented.

5) *Multiplexer:* The 2:1 multiplexer that has been implemented is presented in Fig. 34. The multiplexer passes either the value of input A, or the value of input B to the output, depending of the value of the select signal, *SEL*. This is realized by ANDing the inputs with the select signal (inverted in the case of A). By the use of the AND-gates, only one signal can be passed to the OR-gate at the time.

6) *D-type flip-flop:* For the D-type flip-flop, two drive strengths have been implemented (X1 and X4). As one of the most timing-critical parts of the library, it's beneficial to have the possibility to have cells with higher speed. The implemented design is based on the Pass Gate DFF presented in [8]. This design was chosen as it scored the best overall score for low-voltage implementations.

The DFFX1 is presented in Fig. 35, and DFFX4 is presented in Fig. 36. Note that flip-flops are necessary to synthesize sequential digital designs.

7) *D-type latches:* Some designs written in HDL may require a latch. Various HDL designs were synthesized for testing purposes, but some designs required latches to be synthesizable. Although the D-type latch is not required for work presented in this report, the latch was implemented to allow the library to be used whenever a design should be synthesizable.

As the D-type latch is not a high priority for this project, only a single drive strength has been implemented. The DLX1, presented in Fig. 37, is an Active High Transparent Latch, with a non-inverted output.

8) *Full Adder:* A full adder may be implemented by the synthesis tool. However, by implementing a full-custom cell, one can exploit known optimizations, which may improve the overall performance of the synthesized design. The full adder (FAX1) that is implemented in this library is inspired by a FA implementation, using XNOR gates and a multiplexer, presented in [9]. A comparative study of multiple full adders was done in [10], where the *XNOR* based implementation obtained good results for both energy-efficiency and speed with a sub-threshold implementation. The full adder is presented in Fig. 38.

*9) Filler:* Although not an active part of the digital library, filler cells need to be implemented to ensure that the P&R tool is able to fill void. There are a couple of things to keep in mind when designing the filler cell. It is used to ensure that the layout after P&R does not contain any DRC errors because of empty space between cells. Similar to other cells, the filler cells should contain rails that are symmetrical. This ensures that the rails have similar symmetry, reducing mismatch- and PVT-variations. Dummy-poly are implemented as well for the same reasons. As the cell does not contain any components, designing a schematic is not required. The layout for the filler cell, named FILLER, is presented in Fig. 7. Some overlapping layers (N-well regions etc.) are included to remove any possible DRC errors due to arbitrary distances between the layers.




Fig. 7: Layout for FILLER

#### B. Library characterization

The method used for the library characterization process is described in Section III-A2. As mentioned, the characterization was done for nominal temperature in the TT corner. Presented results do therefore not take PVT-variations.

However, it can be beneficial to analyze the robustness of the various cells. To achieve this, the different process corners were characterized over three temperatures:  $25 \,^{\circ}$ C,  $-20 \,^{\circ}$ C and  $85 \,^{\circ}$ C.

The most interesting operating conditions were found to be the following:

- 25 °C, TT-corner, Nominal conditions
- 85 °C, FF-corner, Highest speed and highest power consumption
- -20 °C, SS-corner, Lowest speed and lowest power consumption

The results from comparisons of the different operating conditions are presented in Section V-A.

#### C. Synthesis of digital designs

Before synthesizing a larger digital design, some smaller designs were used for some intermediate verification of the standard cell library. As the motivation was to verify the functionality of the standard cell library, the frequency was kept fairly low. Both designs were synthesized for  $300 \,\mathrm{mV}$  and  $1 \,\mathrm{MHz}$ .

These two designs were synthesized:

- A full adder, synthesized with the FAX1 cell excluded.
- An 8-bit counter with support for enable and loading data.

After synthesis, the designs went through P&R and extraction of parasitic components. Simulations were performed, by using PADE, on the netlists with parasitic components extracted.

1) Full adder: The full adder is a simple clocked adder, with carry-in and carry-out signals. The RTL-code, written in SystemVerilog, is presented in Listing 1. At every positive clock edge, the carry-out, CO, and sum, S, is calculated as the sum of the input values (A, B and CI).

```
module adder (
    input logic A,
    input logic CI,
    input logic CI,
    input logic CO,
    output logic CO,
    output logic S
    );
    always_ff @(posedge clk) begin
      {CO, S} <= A + B + CI;
    end
endmodule</pre>
```

Listing 1: Implementation of the full adder

The synthesis was performed by excluding the full adder cell, FAX1. If synthesis would produce all combinatorial logic with a single cell, it could be more difficult to verify that the standard cell library is compatible with the whole design flow.

The simulation looped through the possible combinations of the inputs, and the output values were measured and inspected visually. For the simulation, the supply voltage was  $300 \,\mathrm{mV}$  and the frequency was  $1 \,\mathrm{MHz}$ . The results are presented in Section V-B.

2) Counter: The 8-bit counter is written in Verilog, as presented in Listing 2.

The counter can be reset with the *reset* signal. If the *enable* signal is high, *out* is incremented every clock cycle. The *load* signal can be used to load a value from *data* to the counter.

```
module top( out, data, load, enable, clk, reset);
output [7:0] out;
input [7:0] data;
input load, enable, clk, reset;
reg [7:0] out;
always @(posedge clk)
    if (reset) begin
        out <= 8'b0;
    end else if (load) begin
        out <= data;
    end else if (enable) begin
        out <= out + 1;
    end
endmodule</pre>
```

Listing 2: Implementation of the Counter

The testbench works by resetting the counter for 1 clock cycle, and enables it immediately after the reset. The *enable* signal goes low at  $8 \,\mu s$  for one clock cycle before going high again. At the same time, and the *load* signal goes high for a single clock cycle, while 0x55 is written to *data*. Then the counter should resume operation, counting up from 0x55.

#### D. PicoRV32

PicoRV32<sup>4</sup> is an open-source RISC-V CPU implementation written in Verilog. The CPU may be configured as a RV32E, RV32I, RV32IC, RV32IM or RV32IMC core. To simplify the design, the CPU was implemented as shown in Listing 3 (A. Djupdal, personal communication, May 12, 2021). This configuration reduces the number of registers, disables interrupts and 64-bit counters. Additionally, it allows instructions for comparisons and arithmetic operations to use two clock cycles, which relaxes timing requirements.

The motivation for implementing a RISC-V processor was to verify the functionality of the standard cell library, and obtain quantitative results of the performance of the library. The CPU was synthesized for 300 mV, over a range of frequencies. The maximum frequency that met timing restrictions after synthesis was found to be 3.2 MHz. Using the synthesized netlist for 300 mV and 3.2 MHz, the layout of the CPU was obtained after P&R. The layout was verified to pass DRC and LVS, and parasitic components were extracted for the layout of the whole CPU. Extraction of the parasitic components was done similar to the process for extraction for each standard cell, explained in Section II-A1. All simulations were done on the main netlist obtained after the parasitic extraction. This implies that the CPU is optimized for 300 mV and 3.2 MHz by the synthesis tool.

1) P&R: Power rings were added around the CPU to allow the P&R tool to route the power rails. This was necessary to pass LVS and ensure that the netlist had consistent VDD/VSS rails. P&R was done with a core utilization of 70%. As the main focus was to verify that the standard cell library worked correctly, no efforts were made to increase the core utilization from the default value. Because of this, necessary filler cells were added to ensure that no DRC errors occurred.

2) *Testbench:* The testbench that has been used to simulate the CPU is shown in Listing 4 (A. Djupdal, personal communication, May 18, 2021). It works by executing multiple instructions that are given in *memimage.hex*.

Initially, the CPU resets for eight clock cycles before processing the instructions. The simulation of the testbench is finished when the execution of the instructions in the memory is completed. Alternatively, on a timeout, if the CPU behaves incorrectly (ie when the frequency is higher than possible).

The content of *memimage.hex* executes the program presented in Listing 5 (A. Djupdal, personal communication, May 18, 2021). With eight clock cycles for resetting the CPU, the whole execution

<sup>&</sup>lt;sup>4</sup>The full Verilog code for the CPU can be found on <u>github</u>. The version used in the implementation is the following commit: f9b1beb4cfd6b382157b54bc8f38c61d5ae7d785.

A version that was forked on May 27, 2021 is available here

```
module top (
                         clk,
    input
                 resetn,
mem_valid,
mem_instr,
    input
    output wire
    output wire
    input
                          mem_ready,
    output wire [31:2] mem_addr,
    output wire [31:0] mem_wdata,
output wire [ 3:0] mem_wstrb,
    input
                [31:0] mem_rdata
);
    wire [31:0]
                         mem_addr_i;
    parameter [31:0] STACKADDR = 32'h 0000_0400;
    parameter [31:0] PROGADDR_RESET = 32'h 0000_0000;
    assign mem_addr = mem_addr_i[31:2];
    picorv32 #(
        .ENABLE_COUNTERS64
                                   (0),
        .ENABLE_REGS_16_31
                                   (0),
        .ENABLE_REGS_DUALPORT
                                   (0),
        .LATCHED_MEM_RDATA
                                   (1),
        .CATCH_MISALIGN
                                   (0),
        .CATCH_ILLINSN
                                   (0),
        .TWO_STAGE_SHIF1
.TWO_CYCLE_COMPARE
        .TWO_STAGE_SHIFT
                                   (0),
                                  (1),
         .TWO_CYCLE_ALU
                                   (1),
                                  (STACKADDR),
        .STACKADDR
        .PROGADDR_RESET
                                  (PROGADDR_RESET),
         .ENABLE_IRQ
                                   (0)
    ) cpu (
        .clk
                      (clk),
        .resetn
                      (resetn),
        .mem_valid (mem_valid),
        .mem_instr
                      (mem_instr),
        .mem_ready (mem_ready),
        .mem_addr
                      (mem_addr_i),
                     (mem_wdata),
        .mem_wdata
        .mem_wstrb (mem_wstrb),
.mem_rdata (mem_rdata)
    );
endmodule
```

Listing 3: Top implementation of PicoRV32 (A. Djupdal, personal communication, May 12, 2021)

#### takes 82 clock cycles.

The CPU was synthesized for various values of supply voltages and clock frequency to obtain an estimate for the maximum possible frequency for each supply voltage. However, the testbench was simulated only on the netlist that was synthesized for  $300 \,\mathrm{mV}$ .

```
`timescale 1 ns / 1 ps
module tb_picorv32;
    reg clk;
    reg resetn;
    wire mem_valid;
    wire mem_instr;
    wire [31:2] mem_addr;
    wire [31:0] mem_wdata;
    wire [ 3:0] mem_wstrb;
    reg [31:0] mem_rdata;
    reg [31:0] mem [0:255];
    integer
                 cvclecounter;
    initial begin
        $readmemh("memimage.hex", mem);
        cyclecounter = 0;
        clk = 0;
        resetn = 0;
        #8000 resetn = 1;
    end
    always #500 clk=~clk;
    // stop if timeout
    always @(posedge clk) begin
        cyclecounter = cyclecounter + 1;
if(cyclecounter >= 100) begin
            $display("Error, timeout");
             $stop;
        end
    end
    // memorv
    always @(*) begin
        if (mem_valid) begin
            mem_rdata <= mem[mem_addr];</pre>
            if (mem_wstrb[0]) mem[mem_addr][ 7: 0] <= mem_wdata[ 7: 0];</pre>
            if (mem_wstrb[1]) mem[mem_addr][15: 8] <= mem_wdata[15: 8];</pre>
            if (mem_wstrb[2]) mem[mem_addr][23:16] <= mem_wdata[23:16];</pre>
            if (mem_wstrb[3]) mem[mem_addr][31:24] <= mem_wdata[31:24];</pre>
        end
    end
    // exit when firmware exits
    always @(*) begin
        if( (mem_valid) &&
             (mem_addr == 30'h0000_080) &&
             (mem_wstrb == 4'hf) &&
             (mem_wdata == 32'h0000_00ad)
        ) begin
             $display("Test program ended correctly");
             $stop;
        end
    end
    top chip (
        .clk
                     (clk),
        .resetn
                     (resetn),
        .mem_valid
                     (mem_valid),
        .mem_instr
                     (mem_instr),
        .mem_ready
                     (1),
                     (mem_addr),
        .mem_addr
        .mem_wdata
                     (mem_wdata),
        .mem_wstrb
                     (mem_wstrb),
         .mem_rdata
                     (mem_rdata)
    );
```

```
endmodule
```

Listing 4: Testbench for simulation of PicoRV32 (A. Djupdal, personal communication, May 18, 2021)

```
#define MEM_RESULT 512
int main(int argc, char *argv[]) {
    int volatile *res = (int*)MEM_RESULT;
    *res = 0xad;
    return 0;
}
```

Listing 5: Program executed when running the instructions in *memimage.hex* (A. Djupdal, personal communication, May 18, 2021)

#### V. RESULTS

The library characterization produces datasheets for each cell, presented in Appendix B. Additional results and further elaboration of the results regarding the library characterization are presented in Section V-A.

The simulation of the 8-bit counter and full adder were intended to verify the functionality of the library. The results are presented in Section V-B and V-C.

Synthesis results of the PicoRV32 CPU is presented in Section V-D1. These results are based on reports generated by the synthesis tool.

Section V-D2 presents the results that are obtained by simulating the testbench of the PicoRv32 processor (presented in Section IV-D2). All simulations were done on the same netlist, synthesized for 300 mV and 3.2 MHz, after P&R and extraction of parasitic capacitance. As mentioned, this netlist will be referred to as the main netlist.

#### A. Library characterization

The library characterization produced a library file and a Verilog file containing Verilog descriptions of the cells. Additionally, the characterization produced datasheets of each cell. All datasheets characterized for 300 mV are presented in Appendix B. As mentioned in Section IV-B, the characterization was performed for nominal circumstances, which is  $25 \,^{\circ}$ C in the TT-corner. These are the results exactly as extracted from the library characterization, only edited for formatting. Notice that area and process corners are absent from the datasheets. The correct area of the cells is presented in Table III

The cells were also characterized with other operating conditions, as mentioned in Section IV-B. Some key results are presented in Table IV. The  $\Delta$  *delay* and  $\Delta$  *power* columns is the difference in the maximum delay and leakage power from the nominal conditions (25 °C, TT-corner). They are calculated as shown in eq. (6), where *Delay* is the maximum delay as shown in the table, and *Leakage* is the leakage power. *Delay<sub>nom</sub>* and *Leakage<sub>nom</sub>* are the values from the nominal operating conditions (25 °C, TT-corner).

$$\Delta delay = \frac{Delay}{Delay_{nom}}, \qquad \Delta power = \frac{Leakage}{Leakage_{nom}} \tag{6}$$

As there are plentiful cells in the library, only a selection has been presented. However, the characterization results for all cells are presented in Appendix C.

Operating conditions	Cell	Maximum delay	$\Delta$ delay	Leakage power	$\Delta$ power
	INV1X1	$10.89\mathrm{ns}$	1.0	$0.14\mathrm{nW}$	1.0
	INV1X4	$7.28\mathrm{ns}$	1.0	$0.57\mathrm{nW}$	1.0
	NAND2X1	$16.64\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	AND2X1	$16.03\mathrm{ns}$	1.0	$0.35\mathrm{nW}$	1.0
25 °C, TT-corner	XNOR2X1	$25.9\mathrm{ns}$	1.0	$0.46\mathrm{nW}$	1.0
	AOI12X1	$21.53\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	AOI112X1	$32.35\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	AOI222X1	$36.83\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	OAI222X1	$28.02\mathrm{ns}$	1.0	$0.43\mathrm{nW}$	1.0
	INV1X1	$48.8\mathrm{ns}$	4.48	$0.01\mathrm{nW}$	0.06
	INV1X4	$20.83\mathrm{ns}$	2.86	$0.03\mathrm{nW}$	0.06
	NAND2X1	$89.9\mathrm{ns}$	5.4	$0.02\mathrm{nW}$	0.06
	AND2X1	$89.7\mathrm{ns}$	5.6	$0.02\mathrm{nW}$	0.06
−20 °C, SS-corner	XNOR2X1	$175.43\mathrm{ns}$	6.77	$0.03\mathrm{nW}$	0.06
	AOI12X1	$145.14\mathrm{ns}$	6.74	$0.02\mathrm{nW}$	0.06
	AOI112X1	$241.41\mathrm{ns}$	7.46	$0.02\mathrm{nW}$	0.06
	AOI222X1	$280.24\mathrm{ns}$	7.61	$0.02\mathrm{nW}$	0.06
	OAI222X1	$176.2\mathrm{ns}$	6.29	$0.02\mathrm{nW}$	0.06
	INV1X1	$4.05\mathrm{ns}$	0.37	$2.89\mathrm{nW}$	20.27
	INV1X4	$2.17\mathrm{ns}$	0.3	$11.56\mathrm{nW}$	20.27
	NAND2X1	$4.5\mathrm{ns}$	0.27	$5.45\mathrm{nW}$	18.67
	AND2X1	$3.73\mathrm{ns}$	0.23	$8.44\mathrm{nW}$	23.89
85 °C, FF-corner	XNOR2X1	$5.84\mathrm{ns}$	0.23	$11.14\mathrm{nW}$	24.17
	AOI12X1	$5.92\mathrm{ns}$	0.27	$6.03\mathrm{nW}$	20.58
	AOI112X1	$7.08\mathrm{ns}$	0.22	$9.07\mathrm{nW}$	31.22
	AOI222X1	$7.54\mathrm{ns}$	0.2	$8.72\mathrm{nW}$	30.21
	OAI222X1	$6.23\mathrm{ns}$	0.22	$8.0\mathrm{nW}$	18.42

TABLE IV: Library characterization results for different operating conditions

#### B. Full Adder

The synthesis and P&R for the full adder completed without any errors. Both DRC and LVS checks passed. The simulation results for the full adder are presented in Fig. 8. By visually inspecting the graph, it is clear that the clock period is  $1 \,\mu$ s.




Fig. 8: Simulation results of full adder

## C. Counter

The 8-bit counter was synthesized, placed, and routed without any reported errors. DRC and LVS did not report errors.

The simulation results of the counter are presented in Fig. 9. Note that the data signal has not been excluded in the graph to simplify the figure.




Fig. 9: Simulation results of 8-bit counter

## D. PicoRV32

- 1) Synthesis and P&R: The synthesis of the main netlist produced the following results:
  - Supply voltage: 300 mV
  - Frequency: 3.2 MHz
  - Area: 30 219 µm<sup>2</sup>
  - Number of gates: 17555
  - Total power consumption: 8.82 µW
  - Dynamic power consumption:  $4.26\,\mu W$
  - Leakage power consumption:  $4.56 \,\mu W$
  - Timing slack: 11 ps

After P&R, the measured area was  $32\,604\,\mu\text{m}^2$ , which is an increase of approximately 7.9%.

The layout is shown in Fig. 10. By inspecting the layout, one can see that the digital logic does not fill the entire layout. However, the area that does not contain digital logic is not empty but has been filled by the filler cells.

On the left and right sides of the design, horizontal wires can be seen between the power rings and the core. These are the results of routing the power nets.

The pair of frequencies and voltages presented in Table V were synthesizable with a positive timing slack. All simulation results presented in Section V-D2 were done for the main netlist, but the synthesis results were used to determine frequencies to use in simulation.





TABLE V: Supported pairs of frequency and voltages after synthesis

Supply voltage	Frequency	Timing slack
250 mV 300 mV 350 mV 400 mV 450 mV 500 mV 550 mV	1.25 MHz 3.2 MHz 5 MHz 10 MHz 20 MHz 50 MHz 100 MHz	421 ps 11 ps 2644 ps 3425 ps 37 ps 0 ps 1 ps
$1\mathrm{V}$	$250\mathrm{MHz}$	$4\mathrm{ps}$

a) Effect by implementing compund gates: Section IV-A3 presents the implementation of compound logic gates of AOI- and OAI-type. By excluding the compound gates from synthesis, different results were obtained. The CPU was synthesized for 300 mV and 2 MHz with the compound gates included, and excluded. The difference in results are presented in Table VI. Note that the frequency is different than for the main netlist, which implies that the resulting netlists are therefore different.

TABLE VI: Comparison of synthesis results with compound gates included or excluded

Compound gates	Area	Power Consumption	Leakage Power	Dynamic Power	Timing slack
Included Excluded	$\frac{31709\mu m^2}{33229\mu m^2}$		4.84 μW 5.13 μW	3.40 μW 3.26 μW	389 ps 629 ps

b) Area: The area reported for the main netlist is approximately  $30219 \,\mu\text{m}^2$ . However, the area varies with the frequency and supply voltage, as shown in Fig. 11.




Fig. 11: Area as a function of supply voltage and frequency

The various synthesized results utilized different gates and drive strengths to produce the results. Fig. 12 presents how many INV1X1, INV1X4, DFFX1 and DFFX4 gates were included in the synthesized netlist for the following pairs of frequency and voltage:

- VDD = 300 mV, f = 2.1 MHz (main netlist)
- $VDD = 500 \,\mathrm{mV}, f = 50 \,\mathrm{MHz}$
- $VDD = 1 \text{ V}, \quad f = 250 \text{ MHz}$




Fig. 12: Logic gates included in the synthesized results

2) Simulation: The pairs of frequencies and supply voltages presented in Section IV-D2 were results after synthesis and had to be adjusted when simulating the main netlist. In most cases, the supply voltages had to be increased to support the given frequencies. Table VII presents the pairs of supply voltages and frequencies that were functional, with the average power consumption through the testbench. Additionally, the maximum frequency that was supported for the supply voltage of 300 mV was found to be 2.1 MHz.

The supported frequencies and the power consumption are presented as functions of supply voltage in Fig. 13 and Fig. 14, plotted on a logarithmic axis.

The energy consumed by the testbench as a function of supply voltage is shown in Fig. 15. Note that the frequency is not constant, but varies with the supply voltage as listed in Table VII. The total energy consumption is calculated as explained in Section III-B.




TABLE VII: Simulation results

#### VI. DISCUSSION

The implemented standard cell library has been tested through various steps.

The first step was to verify that the library characterization worked as intended. By inspecting the truth tables given in the datasheets generated by Liberate, all cells perform the desired function.

The next step was to verify the functionality of synthesized designs. Before working with the PicoRV32, two smaller designs were tested: A full adder and an 8-bit counter. By verifying and fixing issues with these smaller designs, finding bugs in the standard cell library was an easier process. These designs are discussed in Section VI-B1 and VI-B2.

When the adder and the counter were functional, the PicoRV32 CPU was synthesized. The implementation and results are discussed in Section VI-B3.

#### A. Library characterization

As mentioned, the datasheets presented in Appendix B contains logical functions and truth tables for each cell. Some of the cells can have unusual functions that are not necessarily the intuitive interpretation of the cell. For example, the function for NAND2X1 is given as (!A) + (!B). What one might expect would be !(A\*B). In these cases, one can identify that the logic functionality is equivalent by using *DeMorgan's Theorems* [11]. However, for more complex logical functions (for example, AOI222X1, OAI222X1, or FAX1), it might be simpler to verify the functionality by inspecting the truth tables in the datasheets.

As the logic cells are functional, the next topic to discuss is the behavior of the cells.

All cells were implemented with Super Low VT (SLVT) transistors. By having the lowest possible threshold voltage, the speed of the transistors is maximized. However, this has a drawback, which is an increased leakage current. This can result in high static power consumption. As seen in the datasheets, the leakage power of the cells can range from  $0.1425 \,\mathrm{nW}$  (INV1X1) to  $2.5677 \,\mathrm{nW}$  (DFFX4).

The leakage power for the cells with multiple drive strength is shown in Table VIII. The leakage power increases in both cells with a factor of approximately 4 for the X4-versions. From this, we can assume that there is a probability that the leakage power increases linearly with the number of transistors in parallel.

TABLE	E VIII: Leaka	ige power fo	or different of	drive strengths
Cell	INV1X1	INV1X4	DFFX1	DFFX4

Cen		11111111	DIIMI	BIIM
Leakage	$0.1425\mathrm{nW}$	$0.5701\mathrm{nW}$	$0.6419\mathrm{nW}$	$2.5677\mathrm{nW}$

The width of both PMOS and NMOS transistors was chosen to be  $200 \,\mathrm{nm}$ . The reason for this is that the rise time and fall time were balanced for the inverter.

By inspecting the delay in various combinatorial cells, the balance in rise time and fall time is not necessarily balanced. The maximum delay for rising and falling output for a selection of cells is presented in Table IX.

TABLE IX: Delay for rising and falling output for a selection of cells

Cell	Delay		
Cell	Rising output	Falling output	
INV1X1	$10.89\mathrm{ns}$	$10.04\mathrm{ns}$	
INV1X4	$7.28\mathrm{ns}$	$7.13\mathrm{ns}$	
NAND2X1	$11.04\mathrm{ns}$	$16.64\mathrm{ns}$	
NOR2X1	$20.62\mathrm{ns}$	$10.11\mathrm{ns}$	
AOI222X1	$36.83\mathrm{ns}$	$18.89\mathrm{ns}$	
OAI222X1	$23.80\mathrm{ns}$	$28.02\mathrm{ns}$	
DFFX1	$14.17\mathrm{ns}$	$69.21\mathrm{ns}$	
DFFX4	$10.58\mathrm{ns}$	$44.07\mathrm{ns}$	

Both inverters (X1- and X4-version) have an approximately balanced rise time and fall time, with a marginally higher rise time. NAND2X1 has a higher fall time, while NOR2X1 has a higher rise time.

The schematic in Fig. 19b shows that NAND2X1 has two NMOS transistors between the output and VSS, and one PMOS transistor between the output and VDD. Similarly, the schematic in Fig. 21b shows that NOR2X1 has only one NMOS transistor between the output and VSS, but two PMOS transistors between the output and VDD.

This can explain why there is an opposite imbalance in the rise time and fall time for the two cells. By the same reasoning, the same can be observed for AOI222X1 in Fig. 29b and OAI222X1 in Fig. 33b.

The most unbalanced cell in the library is the D-type flip flop. The rise time is over four times higher than the fall time for both X1- and X4-versions of the cell. As mentioned in Section IV-A6, the design was inspired by [8], where it is stated that the n-channel and p-channel pass gates makes the rise and fall times highly asymmetrical. In addition to the sizes of the transistors not being balanced for the cell in the given technology and implementation, this can explain the imbalance seen in these results.

1) Library characterization for different operating conditions: As mentioned in Section V-A, the library was characterized for 300 mV, under nominal operating conditions (25 °C in the TT-corner). To be able to get some estimations of the effect of PVT-variations, the library was also characterized for different operating conditions. The results presented in Table IV and Appendix C presents some points that are worth to note.

When comparing INV1X1 and INV1X4, the change in delay is lower for the higher drive strength in cold conditions.

The larger combinatorial cells of AOI- or OAI-cells have a higher variation in delay than most of the smaller cells. The exceptions are NOR2X1 and OR2X1, which are more comparable to the compound gates. It can be challenging to address the severity of this variation when regarding only individual cells. Section V-D1a shows that the synthesis results improved in regards of power consumption, area, and timing by including compound gates. However, the benefits acquired must be balanced with the increase in PVT-variations.

The D-type flip-flops experienced a different variation in delay in cold conditions than the inverters. DFFX1 and DFFX4 had an increase in delay by a factor of 10.81 and 10.41, respectively. In hot conditions, the delay was reduced by a factor of exactly 10. However, the flip-flops are the cells that have the highest variations due to PVT-variations regarding the delay.

## B. Synthesized Designs

The synthesis and Place And Route (P&R) was performed for three digital designs, each increasingly complex. By increasing the complexity gradually, the process of discovering and understanding the root of problems in the implementation was much easier. When transitioning to work on a more complex design, there was not an overwhelming amount of bugs, as they had been fixed after working with the simple designs.

1) Full Adder: The first design that was synthesized was a full adder. Even if the design is quite simple, several steps had to be performed correctly to produce any significant simulation results. The first step was to ensure that the library files were readable and compatible with the synthesis tool. Secondly, the P&R had to have correct Library Exhange Format (lef) files to be able to place the cells as they were intended in the design phase. Additionally, the routing had to be performed, which also required a correct lef file. The layout and Verilog netlist had to be exported correctly, which had to pass Design Rule Check (DRC) and Layout Versus Schematic (LVS) checks. When this was finished, the parasitic components could be extracted, and simulation could be performed.

The simulation results are presented in Section V-B. A representation of the results has been prepared in Table X to make the results more readable. Notice that the time in the table is on each positive clock edge. The outputs (S and CO) are measured by the value that appears shortly after the positive clock edge.

By comparing these results to a truth table for a full adder (for example, in the datasheet for FAX1 in Appendix B, or in [6]), it is clear that the full adder is functional. This indicates that the synthesis, P&R and parasitic extraction provided a netlist that represents a functional full adder.

TABLE X: Di	gital results,	representing	the	values	from	Fig	8

Time	А	В	CI	S	СО
$1\mu s$	0	0	0	0	0
$2 \mu s$	1	0	0	1	0
$3 \mu s$	0	1	0	1	0
$4\mu s$	1	1	0	0	1
$5\mu s$	0	0	1	1	0
$6\mu s$	1	0	1	0	1
$7 \mu s$	0	1	1	0	1
8μs	1	1	1	1	1

When inspecting the output signals, S and CO, it is clear that the slew for a rising edge is much steeper than the falling edge. A probable cause for this is the long fall time on the output of the DFFX1 and DFFX4 cells, as discussed in Section VI-A.

2) 8-bit Counter: The second digital design that was implemented was an 8-bit counter, presented in Section IV-C2. Still a simple design, but it utilized more cells than the full adder. Although a lot was corrected in the standard cell library when implementing the full adder, the increased complexity of the counter allowed more problems to be discovered. With an increased number of utilized cells, some edge cases had to be taken into account.

When the necessary steps had been completed correctly, the counter was simulated to produce the results presented in Section V-C. The simulation results are presented in Table XI for readability.

Time	reset	enable	load	data[7:0] (HEX)	out[7:0]	out[7:0](HEX)
1μs	1	0	0	0x00	00000000	0x00
$2 \mu s$	0	1	0	0x00	00000001	0x00 0x01
$3 \mu s$	Ő	1	Ő	0x00	00000010	0x01 0x02
4 μs	Ő	1	Ő	0x00	00000011	0x03
5 µs	Õ	1	Õ	0x00	00000100	0x04
6 µs	Õ	1	Õ	0x00	00000101	0x05
$7  \mu s$	0	1	0	0x00	00000110	0x06
8μs	0	0	1	0x55	01010101	0x55
9 µs	0	1	0	0x00	01010110	0x56
10 µs	0	1	0	0x00	01010111	0x57
11 µs	0	1	0	0x00	01011000	0x58
$12 \mu s$	0	1	0	0x00	01011001	0x59
$13  \mu s$	0	1	0	0x00	01011010	0x5A
$14  \mu s$	0	1	0	0x00	01011011	0x5B
$15 \mu s$	0	1	0	0x00	01011100	0x5C

TABLE XI: Digital results, representing the values from Fig 9

When the counter is enabled at time  $2 \mu s$ , the counter starts incrementing the output. The incrementation is performed every clock cycle until the *enable* signal goes low at time  $8 \mu s$ . At this time, 0x55 is written to *data* and *load* is set high. This results in 0x55 on the output. When *enable* is high again, the output is incremented every clock cycle, starting from 0x55.

The output of the counter works as described by the RTL file, which further verifies that the standard cell library is functional.

The same difference in fall time and rise time can be observed for the counter as for the full adder.

3) PicoRV32: The layout of the CPU after P&R, shown in Fig. 10, shows three important points.

Firstly, the design utilized the filler cells correctly. The area that does not contain digital logic was filled as intended.

Secondly, the horizontal wires connect the VDD/VSS-rails through the cells to the power rings around the core as intended.

The last point requires closer attention to the layout. By inspecting the labels in the lower right corner, one can see that the inner power ring is connected to VDD, and the outer ring is connected to VSS. The horizontal wires for the power routing are connected in an alternating fashion to the power rings. Every second rail is connected to VDD, and every other to VSS. As there is no gap between the rails,

the figure shows that the cells are placed in an alternating fashion, where every second row is flipped.

This implies that the P&R tool can utilize the symmetry of the cells as intended. There were no reported errors from DRC and LVS.

It should be mentioned that the core utilization of the CPU was 70%, which is the default value. For products intended for production, this would probably be regarded as sub-optimal. As the wasted area is directly correlated to an increase in cost, the core utilization should be increased. However, it was kept fairly low as it was beneficial to verify that the filler cells worked correctly.

Table VI shows synthesis results with AOI- and OAI-cells included and excluded. By utilizing the compound logic gates, there was an improvement in speed, area, and static power consumption. The improvement was expected, as this was the motivation to implement the compound logic gates. However, the improvement was only approximately 5% regarding the area and approximately 6% regarding leakage. As the improvement is noticeable, it would be hard to argue against including the compound logic gates. Nevertheless, as mentioned in Section V-A, the compound logic gates had slightly higher PVT-variations, which should be taken into account.

Simulation results, presented in Table VII, demonstrates combinations of frequencies and supply voltages that were supported in simulation. The synthesis results, presented in Table V, presents other pairs of frequency and voltage that are supported. This difference can be correlated to the following points:

- 1) Simulation results are done on a netlist containing parasitic components
- 2) The netlists generated by the synthesis tool is different than the main netlist.

The second point is only relevant for the simulations of other supply voltages than  $300 \,\mathrm{mV}$ . However, the simulation results show that the supply voltage had to be increased to  $350 \,\mathrm{mV}$  to support a  $3.2 \,\mathrm{mV}$ . For this reason, the circuit was simulated for  $300 \,\mathrm{mV}$  to find the maximum clock frequency at the nominal supply voltage. This was found to be  $2.1 \,\mathrm{MHz}$ .

Fig. 13 and 14 shows that there is a logarithmic increase in both supported maximum frequency and power consumption with an increase in supply voltage.

The estimation for energy consumption, presented in Fig. 15, shows that the testbench consumes the least amount of energy with a supply voltage between 500 mV and 600 mV. This estimation was higher than expected, especially as the circuit is optimized for 300 mV. It is important to mention that the time required for each simulation varies with the frequency. Consequently, a high leakage power will have a higher impact on low frequencies. This means the results can allude to the library having a substantial leakage, as the minimum energy point is with a higher frequency.

#### C. Area

Fig. 11 shows that the area can change drastically by synthesizing for higher supply voltages. When comparing the synthesis results for 1 V and 250 mV, the decreased supply voltage results in an increase in area with a factor of approximately 2.5.

One possible reason is that by decreasing the supply voltage, more cells with higher drive strength are required. Additionally, the synthesis may add buffers to enforce that the timing requirements are met. As mentioned in Section IV-A4, only tri-state buffers were implemented in the library. Therefore, digital buffers must be constructed by the synthesis tool by using two inverters instead.

By inspecting Fig. 12, it is a clear trend for the different supply voltages.

- The total number of inverters increased for a lower supply voltage.
- For a lower supply voltage, more cells with higher drive strength were utilized.

In every case, there were a total of 1013 D-type flip-flops. However, for  $300 \,\mathrm{mV}$ , not a single DFFX1 logic gate was utilized. Similarly, for 1 V, only DFFX1 cells were used. For a supply voltage of  $500 \,\mathrm{mV}$ , a combination of the two drive strengths was utilized.

As the area seems to be correlated with the utilized drive strengths, it might be beneficial to implement more versions. For example, X2- and X3-versions could allow the synthesis tool to optimize a little further for area.

As shown in Section IV-A1, the increase in drive strength is realized by using a multiplier for the transistors, which practically simply uses multiple transistors in parallel. However, there are no overlapping nodes of the X4-versions. By inspecting the layout of INV1X4 in Fig. 17c, one can see that the input A is connected to every second strip of poly. This suggests that every second poly-strip is non-active and simply wastes area. To rectify this, connecting the non-active poly-strip to the input, would in practice act as the double amount of active transistors, sharing source and drain. This would exploit the area more efficiently. The drawbacks regarding extra leakage and possible parasitic components would have to be taken into account.

The library does not have any simple digital buffers. This results in a large amount of inverters being used to act as digital buffers. Although the standard cell library is functional, using two inverters is not optimized for size. By inspecting the layout of INV1X1 in Fig. 16c, one can see that there is unused space to the right of the transistors. When two inverters are placed by the P&R tool, this area can not be utilized.

A digital buffer could be easily be implemented more compact than the use of inverters allow, as the mentioned empty space could be utilized. Additionally, the transistors could share the source connected to VDD/VSS rails. If this was designed to be DRC clean, each buffer could be even more compact.

Especially for low voltage implementation, where a large number of extra inverters were added, could this be beneficial.

#### VII. CONCLUSION

The testbenches of the various synthesized designs provide positive results. All the designs function as they are supposed, which implies that the standard cell library has been implemented correctly to be compatible with a standard design flow. There are some possible areas of improvement with regard to the performance of the library.

The initial idea of using equal transistor size in each cell of the library was to simplify the design process and find the balanced timing for the inverter. However, when the cells became larger and had an imbalanced pull-up and pull-down network, the rise time and fall time became imbalanced as well. NOR2X1, AOI112X1, AOI212X1 and AOI222X1 had approximately twice the delay for rising output, compared to falling output. The DFFX1 and DFFX4 had a delay for falling output that was between four and five times the delay for rising output.

By increasing transistor widths in the pull-up network (pull-down in the case of DFFX1 and DFFX4), the speed could be improved. Subsequently, decreasing the widths in the pull-down network(pull-up for DFFX1 and DFFX4), the leakage could be reduced.

Combining these ideas would improve the balance of the rise time and fall time of the cells, without the full cost in power consumption. This could impact mismatch of transistors negatively, which would need to be taken into consideration.

#### A. Using SLVT transistors

The standard cell library has been implemented with Super Low VT (SLVT) transistors. The low threshold transistors results in higher speed, but also higher power consumption. Simulation of the PicoRV32 alludes to a dominant passive power consumption. For the given testbench, the results suggest that lowering the leakage of the transistors would be beneficial. The simplest approach would be to use transistors with a higher threshold voltage.

By characterizing the library with other transistors, with other threshold voltages, multiple libraries could be made available. The user could then choose the library that is most suitable for the application, with the optimal balance of speed and leakage.

## B. Drive Strength

The higher drive strength for the inverter cell, INV1, has two noticeable advantages: higher speed and lower PVT-variations. This was the expected behavior. On the other hand, the DFFX4 did surprisingly not seem to have the advantage of reduced PVT-variations.

In both cases, the higher drive strength resulted in a larger area and higher power consumption. This was naturally the expected behavior.

Implementing extra possible drive strengths for all cells could benefit the flexibility for the synthesis tool to optimize for speed, area, and power consumption.

## C. PicoRV32

PicoRV32 was the largest and most complex synthesized design that the standard cell library was tested with. That the standard design flow provided a functional netlist of the CPU was a good indicator that the library is functional.

The simulation results indicate that the processor is most energy-efficient with a supply voltage between  $500 \,\mathrm{mV}$  and  $600 \,\mathrm{mV}$ , which was surprisingly high. However, as SLVT transistors are used to implement all cells, a high leakage should be expected. This could explain why a higher supply voltage, and consequently a higher clock frequency, resulted in less energy consumed.

As the leakage is high, the current implementation of the standard cell library could perform well in a system that requires higher speed or with proper power gating. If the library is intended to be used in implementations with lower power consumption, addressing the leakage should be considered.

#### BIBLIOGRAPHY

- [1] C. Steinsland, "Design and implementation of a digital standard cell library for 28nm technology with a 300mv supply voltage," December 2020.
- [2] A. Jambek, A. NoorBeg, and M. Ahmad, "Standard cell library development," in ICM'99. Proceedings. Eleventh International Conference on Microelectronics (IEEE Cat. No.99EX388), 1999, pp. 161–163.
- [3] P. Gelsinger, "Microprocessors for the new millennium: Challenges, opportunities, and new frontiers," in 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), 2001, pp. 22–25.
- [4] "Standard cell library/library exchange format (lef)," https://www.csee.umbc.edu/~cpatel2/links/641/ slides/lect04\_LEF.pdf, accessed: 2021-05-18.
- [5] L. Scheffer, L. Lavagno, and G. Martin, *EDA for IC System Design, Verification, and Testing (Electronic Design Automation for Integrated Circuits Handbook).* USA: CRC Press, Inc., 2006.
- [6] N. Weste and D. Harris, Integrated Circuit Design. Pearson, 2011.
- [7] E. Janson and T. Johansson, "Creation of standard cell libraries in sub-micron processes," http://www.diva-portal.org/smash/get/diva2:20175/FULLTEXT01.pdf, 2005, accessed: 2021-06-02.
- [8] E. Låte, A. A. Vatanjou, T. Ytterdal, and S. Aunet, "Comparative analysis of flip-flop architectures for subthreshold applications in 28nm fdsoi," in 2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP International Symposium on System-on-Chip (SoC), 2015, pp. 1–4.
- [9] P. Balasubramanian and N. Mastorakis, "High speed gate level synchronous full adder designs," *WSEAS Transactions on Circuits and Systems*, vol. 8, pp. 290–300, 01 2009.
- [10] S. Fini, "Sub-threshold design of arithmetic circuits: when serial might overcome parallel architectures," 2019.
- [11] P. J. Hurley, A Concise Introduction to Logic, 12, Ed. Open SUNY Textbooks, 2017.



## A. Presentation of standard cells

In this section all standard cells are presented with schematic, symbol and the layout.








Fig. 16: Standard cell: INV1X1





(c) Layout of INV1X4 Fig. 17: Standard cell: INV1X4















(b) Schematic of AND2X1



(c) Layout of AND2X1 Fig. 20: Standard cell: AND2X1







Fig. 21: Standard cell: NOR2X1




(c) Layout of OR2X1 Fig. 22: Standard cell: OR2X1




(c) Layout of XNOR2X1 Fig. 23: Standard cell: XNOR2X1



(c) Layout of XOR2X1 Fig. 24: Standard cell: XOR2X1








Fig. 26: Standard cell: AOI22X1




Fig. 27: Standard cell: AOI112X1









Fig. 28: Standard cell: AOI212X1





















Fig. 32: Standard cell: OAI211X1









(c) Layout of MUX2X1 Fig. 34: Standard cell: MUX2X1




(c) Layout of DFFX1 Fig. 35: Standard cell: DFFX1







(b) Schematic of DFFX4




(c) Layout of DFFX4 Fig. 36: Standard cell: DFFX4



(c) Layout of DLX1 Fig. 37: Standard cell: DLX1





#### B. Datasheets

in Name			Functi	0.0				+
Y			Tuneti				!A	 - <b>+</b> 
1								-+
uth Table	+							
Input   Output	 +							
A   Y	 +							
$\begin{array}{c ccc} 0 &   & 1 \\ 1 &   & 0 \end{array}$								
······	+							
otprint:	<b>A</b>	+						
Cell	Area	+						
INV1X1	0.00	+						
akage						-+		
	Leakage	(nW)				 -+		
Cell	Min		Avg		lax	 -+		
INV1X1	0.00	000	0.101	4	0.1425	 -+		
n Capacitance								
	Pin Cap	(pf)  Max	x Cap(p	of)				
Cell		A		Y				
INV1X1	0.00	006	0.005	0				
lay				т				
lays(ns) to Y ris	sing:							
• • • •					Del	ay(ns)		
Cell	Timing	Arc(Dir)	)	first		mid		last
INV1X1		A->Y(FI	R)	1.3528		4.1534		10.8876
love (me) to V fei	11:							
lays(ns) to Y fa					Del	ay(ns)		
Cell	Timing	Arc(Dir)	)	first		mid		last
INV1X1		A->Y(R		1.1313		3.6975		10.0364
	I	11 > 1 (10		1.1010	I	5.0775	I	10.0501

nternal switching p	ower(pJ) to Y			+	
			ower(pJ)		
Cell	Input	first	mid	last	
INV1X1   INV1X1	A   A	0.0000   0.0000	0.0000   0.0000	0.0000   0.0000   +	
nternal switching p	ower(pJ) to Y	falling:			
		Ро	ower(pJ)	 +	
Cell	Input	first	mid	last	
INV1X1 INV1X1	A   A	$\left. \begin{array}{c} 0.0000 \\ 0.0000 \end{array} \right $	0.0000   0.0000	0.0000   0.0000	
ND Cell Group INV1X	1				
Cell Group INV1X4 fro	om Library 28	nm_slvt, Proc	cess corner ,	Temp 25.00,	Voltage 0
Junction					+
Pin Name		Function			 +
Y				!A	
Fruth Table					
Truth Table           Input                     A         Y           0         1           1         0					
Input                   Output                     A                   Y                     0                   1					
Input                   Output                     A                   Y                     0                   1                     1         0	Area				
Input       Output       +         A       Y       +         0       1       +         1       0       +         Footprint:       +	Area   0.0000				
Input         Output         Implement           A         Y         Implement           0         1         Implement           1         0         Implement	+				
Input       Output       +         A       Y       +         0       1       +         1       0       +         Footprint :       Cell       +	+			+	
Input       Output       Implement         A       Y       Implement         0       1       Implement         1       0       Implement         Footprint:       Cell       Implement         INV1X4       Implement       Implement	0.0000	Avg	Max	+   +	
Input         Output         A       Y         0       1         1       0         Footprint:       Cell         INV1X4       Leakage	0.0000   + Leakage (nW)	Avg   0.4056		+   +   +	
Input         Output         A       Y         0       1         1       0         Footprint:       Cell         INV1X4          Leakage       INV1X4	0.0000   Leakage (nW) Min			+   +   +	
Input               Output                 A       Y                 0       1                 1       0                 Footprint:       Cell                 Leakage       Cell	0.0000   Leakage (nW) Min   0.0000	0.4056		+ + + + +	
Input         Output         A       Y         0       1         1       0         Footprint:       Cell         INV1X4          Leakage       INV1X4	0.0000   Leakage(nW) Min   0.0000   Pin Cap(pf)			+   +   +	
Input               Output         A       Y         0       1         1       0         Footprint:       Cell         Cell                 Leakage       INV1X4         Cell                 INV1X4                 Cell                 INV1X4                 Cell                 INV1X4	0.0000   Leakage (nW) Min   0.0000	0.4056   Max Cap(pf)		+ + + + + + + + + + + + + + + + + + + +	

						Ι	Delay(ns)		
Cell		Timing	Arc(Dir)		first		mid		last
INV1X4			$A \rightarrow Y(FR)$		1.0398		2.8032		7.2760
elays(ns) to Y fa	ıllir	ng:							
						Ι	Delay(ns)		
Cell		Timing	Arc(Dir)		first		mid		last
INV1X4 ower aternal switching		wer(pJ)	A->Y(RF)		0.8949 Power ( pJ	)	2.6590		7.1362
ower aternal switching			to Y risi	ng:	Power ( pJ	)			7.1362 +   +
ower aternal switching Cell	po	Input	to Y risi	ng: t	Power ( pJ mid		las	t	7.1362 +   +   +
ower aternal switching	po   		to Y risi     firs   0.0	ng: t	Power ( pJ	01		t 001	7.1362 + + + + + + + + +
ower iternal switching Cell INV1X4	po	Input A A	to Y risi     firs   0.0   0.0	ng: t   001   000	Power ( pJ mid 0.00	01	1 a s	t 001	7.1362 + + + + + + + + +
ower aternal switching Cell INV1X4 INV1X4	po	Input A A	to Y risi     firs   0.0   0.0	ng: t   001   000	Power ( pJ mid 0.00	01   00	1 a s	t 001	7.1362 + + + + + + + + + +
ower aternal switching Cell INV1X4 INV1X4	po	Input A A	to Y risi     firs   0.0   0.0	ng: t   001   000   ing:	Power ( pJ mid 0.00 0.00	01   00	1 a s	t )01 )00	7.1362 + + + + + + + + + + + +

Function   Pin Name   Function   Y		
<b>F</b>	•	
Y		
	A	
Truth Table	·	
Input   Output		
Footprint:		
Cell   Area		
BUFF1X1   0.0000		

		Leakage (nW)							
Cell		Min	Avg		Max	+			
BUFF1X1		0.0000	0.2	371	0.34	+01			
in Capacitance									
		Pin Cap(pf)			Max Cap	(pf)			
Cell		А		Е		Y			
BUFF1X1		0.0006	0.0	011	0.00	)50   +			
elay elays(ns) to Y ri:	sir	σ·							
						Delay	/(ns)		
Cell		Timing Arc	(Dir)	1	first	m	id	last	
BUFF1X1 BUFF1X1 BUFF1X1	İ	E—	>Y(RR)   >Y(FR)   >Y(RR)		5.7565   0.5549   4.2458	1	.2019 .2726 .6596	22.99   -0.40   21.09	)9
elays(ns) to Y fa	11 i	n g :				Delay	/(ns)		
Cell		Timing Arc	(Dir)	t	first	m	id	last	
BUFF1X1 BUFF1X1 BUFF1X1		E—	>Y(FF)   >Y(FF)   >Y(RF)		5.3539   0.5467   2.0627	1	.5851 .2695 .0792	19.02   -0.39   14.80	93
ower nternal switching	р	ower(pJ) to	Yrising:					+	
				I	Power(pJ)			 +	
Cell		Input	first		mid		last	 +	
BUFF1X1 BUFF1X1		A   A	$0.0001 \\ 0.0001$		$0.0001 \\ 0.0001$		0.000		
BUFF1X1 BUFF1X1		E   E	0.0000		0.0000 0.0001		0.000	00	
nternal switching	р	ower(pJ) to	Y falling	:				+	
				F	Power(pJ)			<del>+</del> 	
Cell		Input	first		mid		last	+   +	
BUFF1X1		A	0.0001		0.0001		0.000		
BUFF1X1 BUFF1X1 DUFF1X1		A   E	0.0000		0.0000 0.0000		0.000	00	
BUFF1X1		E	0.0001		0.0001		0.000	)1   +	
						+ +			

#### Passive Power

## Hidden power(pJ) for A rising: Conditional

		Р	ower(pJ)	
Cell		first	mid	last
BUFF	1X1	0.0000	0.0000	0.0000
BUFF	1X1	0.0000	0.0000	0.0000

#### Hidden power(pJ) for A falling: Conditional

Cell		first	mid	last
BUFF1X1		0.0000	0.0000	0.0000
BUFF1X1	1	0.0000	0.0000	0.0000

## Hidden power(pJ) for E rising: Conditional

	Р	ower(pJ)	
Cell	first	mid	last
BUFF1X1	0.0000	0.0000	0.0000
BUFF1X1	0.0001	0.0000	0.0000
BUFF1X1	0.0000	0.0000	0.0000
BUFF1X1	0.0001	0.0001	0.0000

# 

		Power(pJ)	
Cell	first	mid	last
BUFF1X1	0.0000	0.0000	0.0000
BUFF1X1	-0.0000	-0.0000	-0.0000
BUFF1X1	0.0000	0.0000	0.0000
BUFF1X1	-0.0000	-0.0000	-0.0000

#### END Cell Group BUFF1X1

Pin Name	Function	+ 	
Y		(!A) + (!B)	
		+	

th Table								
Input	Output	F						
A   B	Y	F						
0   x 1   0 1   1	1     1     0	F						
otprint :		F						
Cell	Area	+						
NAND2X1	0.0	000						
akage								
	Leakage	(nW)				+   +		
Cell	Min		Avg		Max	 +		
NAND2X1	0.0	000	0.107	75	0.292	1		
Capacitance						+		
	Pin Cap				ax Cap(p	+		
Cell		A		B		Y		
			0 0 0 0	0 7 1				
NAND2X1	0.0	006	0.000	05	0.005	+		
ay		006	0.000	05	0.005	+		
ay		006	0.000	05		Delay(ns)		
ay	sing:	006   ; Arc(D		05   first	I	+		last
lay lays(ns) to Y ris	sing :   Timing 		 ir)   FR)		I 54	Delay(ns)		last 10.9284 11.0435
ay lays(ns) to Y ris Cell NAND2X1 NAND2X1	sing :   Timing   	Arc(D)	 ir)   FR)	first 1.53	I 54	+ Delay (ns) mid 4.2866		10.9284
ay lays(ns) to Y ris Cell NAND2X1 NAND2X1	sing :   Timing   	Arc(D)	 ir)   FR)	first 1.53	I 54   03	+ Delay (ns) mid 4.2866		10.9284
ay lays(ns) to Y ris Cell NAND2X1 NAND2X1	sing:   Timing     1ling:	Arc(D)	 ir)   FR)   FR)   	first 1.53	I 54   03   I	+ Delay(ns) mid 4.2866 4.3860		10.9284
ay lays(ns) to Y ris Cell NAND2X1 NAND2X1 lays(ns) to Y fa	ing:   Timing           Timing	Arc ( D A->Y( B->Y(	 ir)   FR)   FR)   ir)   RF)	first 1.53 1.62	I 54   03   I 55	+ Delay (ns) mid 4.2866 4.3860 Delay (ns)		10.9284 11.0435 last 15.5451
ay lays(ns) to Y ris Cell NAND2X1 NAND2X1 lays(ns) to Y fa Cell NAND2X1 NAND2X1	ing:   Timing           Timing	Arc ( D A->Y( B->Y( Arc ( D A->Y(	 ir)   FR)   FR)   ir)   RF)	first 1.53 1.62 first 2.91	I 54   03   I 55	+ Delay (ns) mid 4.2866 4.3860 Delay (ns) mid 6.7847		10.9284 11.0435 last 15.5451
ay lays(ns) to Y ris Cell NAND2X1 NAND2X1 lays(ns) to Y fa Cell NAND2X1 NAND2X1	ing:   Timing           Timing	Arc ( D A->Y( B->Y( Arc ( D A->Y(	 ir)   FR)   FR)   ir)   RF)	first 1.53 1.62 first 2.91	I 54   03   I 55	+ Delay (ns) mid 4.2866 4.3860 Delay (ns) mid 6.7847		10.9284 11.0435 last 15.5451
lay lays(ns) to Y ris Cell NAND2X1 NAND2X1 lays(ns) to Y fa Cell Cell NAND2X1 NAND2X1 NAND2X1 NAND2X1	sing :   Timing   11ing :   Timing	Arc ( D A->Y( B->Y( A->Y( A->Y( B->Y(	 ir)   FR)   FR)   ir)   RF)   RF)	first 1.53 1.62 first 2.91	I 54   03   I 55	+ Delay (ns) mid 4.2866 4.3860 Delay (ns) mid 6.7847		10.9284 11.0435 last 15.5451
lay lays(ns) to Y ris Cell NAND2X1 NAND2X1 lays(ns) to Y fa Cell Cell NAND2X1 NAND2X1 NAND2X1 NAND2X1	sing :   Timing   11ing :   Timing	Arc ( D A->Y( B->Y( A->Y( A->Y( B->Y(	 ir)   FR)   FR)   ir)   RF)   RF)	first 1.53 1.62 first 2.91	I 54   03   I 55   73	+ Delay (ns) mid 4.2866 4.3860 Delay (ns) mid 6.7847		10.9284 11.0435 last 15.5451
lay lays(ns) to Y ris Cell NAND2X1 lays(ns) to Y fa Cell Cell NAND2X1 NAND2X1 NAND2X1	sing :   Timing   11ing :   Timing	Arc ( D A->Y( B->Y	 ir)   FR)   FR)   ir)   RF)   RF)	first 1.53 1.62 first 2.91 3.07	I 54   03   I 55   73	+ Delay (ns) mid 4.2866 4.3860 Delay (ns) mid 6.7847		10.9284 11.0435 last
lay lays(ns) to Y ris Cell NAND2X1 NAND2X1 lays(ns) to Y fa Cell NAND2X1 NAND2X1 wer	sing :   Timing   11ing :   Timing   power(pJ)	Arc ( D A->Y( B->Y( B->Y( A->Y( B->Y	 ir)   FR)   FR)   ir)   RF)   RF)   RF)	first 1.53 1.62 first 2.91 3.07 Power   I	I 54   03   I 55   73   r(pJ)	+ Delay (ns) mid 4.2866 4.3860 Delay (ns) mid 6.7847 7.3031	000	10.9284 11.0435 last 15.5451

NAND2X1       A       0.0000       0.0000       0.0000         NAND2X1       B       0.0001       0.0001       0.0000         NAND2X1       B       0.0001       0.0001       0.0000         sive Power			Pov	wer(pJ)	
NAND2X1       A       0.0000       0.0000       0.0000         NAND2X1       B       0.0001       0.0001       0.0000         NAND2X1       B       0.0001       0.0001       0.0000         sive Power	Cell	Input	first	mid	last
NAND2X1       B       0.0001       0.0001       0.0001         sive       Power	NAND2X1	A	0.0000	0.0000	0.0000
den power(pJ) for A rising:        ditional                 Power(pJ)         Cell       first       mid       last         NAND2X1       -0.0000       -0.0000       -0.0000         NAND2X1       0.0000       0.0000       0.0000         den power(pJ) for A falling:			0.0001		0.0000
ditional       Power(pJ)       I         Cell       first       mid       last         NAND2X1       -0.0000       -0.0000       -0.0000         NAND2X1       0.0000       0.0000       0.0000         den power(pJ)       for A falling:       I       I         Cell       first       mid       last         MAND2X1       0.0000       0.0000       0.0000         Cell       first       mid       last         NAND2X1       0.0000       0.0000       0.0000         NAND2X1       0.0000       0.0000       -0.0000         MAND2X1       -0.0000       -0.0000       -0.0000 <td></td> <td>or A rising.</td> <td></td> <td>4</td> <td>÷</td>		or A rising.		4	÷
Cell       first       mid       last         NAND2X1       -0.0000       -0.0000       -0.0000         NAND2X1       0.0000       0.0000       0.0000         den power(pJ) for A falling:       -0.0000       -0.0000       -0.0000         Cell       first       mid       last       -0.0000         Cell       first       mid       last       -0.0000         NAND2X1       0.0000       0.0000       0.0000       -0.0000         NAND2X1       0.0000       0.0000       -0.0000       -0.0000         NAND2X1       0.0000       -0.0000       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000       -0.0000       -0.0000         Mandational       -0.0000       -0.0000       -0.0000       -0.0000	ditional				÷
NAND2X1       -0.0000       -0.0000       -0.0000         NAND2X1       0.0000       0.0000       0.0000         den power(pJ)       for A falling:         ditional       Power(pJ)         Cell       first       mid         NAND2X1       0.0000       0.0000         NAND2X1       0.0000       0.0000         NAND2X1       0.0000       0.0000         NAND2X1       -0.0000       -0.0000         NAND2X1       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000         Value       -0.0000       -0.0000         MAND2X1       -0.0000       -0.0000         Mandational       -0.0000       -0.0000         Mandational       -0.0000       -0.0000         Mandational       -0.000       -0.0000         Mandational       -0.000       -0.0000         Mandational       -0.000       -0.0000         Mandational       -0.0000       -0.0000 <td></td> <td></td> <td>Power(pJ)</td> <td></td> <td>+</td>			Power(pJ)		+
NAND2X1       0.0000       0.0000       0.0000       +         den power(pJ) for A falling:       -       +       +       +         ditional               Power(pJ)       +       +         Cell               first       mid               1ast         NAND2X1       0.0000       0.0000       0.0000       +         NAND2X1       -0.0000       -0.0000       -       -         den power(pJ) for B rising:       +       +       +         den power(pJ)       for B rising:       +       +         Cell               First       mid                 L       Power(pJ)       +       +       +	Cell	first	mid	last	+
ditional               Power(pJ)                 Cell               first       mid               last         NAND2X1       0.0000       0.0000       0.0000               0.0000         NAND2X1       -0.0000       -0.0000               -0.0000                 den power(pJ)       for B rising:                       Power(pJ)                 ditional               Power(pJ)                                 Cell               first       mid			1 1	1	
NAND2X1     -0.0000     -0.0000     -0.0000       t     +       den power(pJ) for B rising:     +       ditional     -     +       Cell     first     mid     last					÷
NAND2X1     -0.0000     -0.0000     -0.0000       t     +       den power(pJ) for B rising:     +       ditional     -     +       Cell     first     mid     last					L L
ditional         +                     Power(pJ)         +           Cell                   first         mid                   last         +	Cell	   first		last	+ + +
Cell   first   mid   last	NAND2X1	0.0000	mid     0.0000	0.0000	+ + + +
	NAND2X1 NAND2X1 den power(pJ) f	0.0000   -0.0000	mid     0.0000     -0.0000	0.0000	+ + + + + +
	NAND2X1 NAND2X1 den power(pJ) f ditional	0.0000   -0.0000 or B rising:	mid     0.0000     -0.0000   Power(pJ)	0.0000   -0.0000	+ + + + + + +
+		•	mid		+ + +
	NAND2X1 NAND2X1 den power(pJ) f ditional	0.0000   -0.0000 or B rising:     first   -0.0000	mid     0.0000     -0.0000     Power ( pJ )   mid     -0.0000	0.0000   -0.0000	+ + + + + + + +
den power(pJ) for B falling: ditional	NAND2X1 NAND2X1 den power(pJ) f ditional Cell NAND2X1 NAND2X1 den power(pJ) f	0.0000 -0.0000 or B rising:     first   -0.0000 0.0000	mid     0.0000     -0.0000     Power ( pJ )   mid     -0.0000	0.0000 -0.0000	+ + + + + + + + +
	NAND2X1 NAND2X1 den power(pJ) f ditional Cell NAND2X1 NAND2X1 den power(pJ) f	0.0000 -0.0000 or B rising:     first   -0.0000 0.0000	mid     0.0000     -0.0000     0.0000     mid     -0.0000     0.0000	0.0000 -0.0000	+ + + + + + + +
ditional +	NAND2X1 NAND2X1 den power(pJ) f ditional Cell NAND2X1 NAND2X1 NAND2X1 den power(pJ) f	0.0000 -0.0000 or B rising:     first   -0.0000 0.0000 or B falling: 	mid     0.0000     -0.0000     mid     mid     -0.0000     0.0000     Power(pJ)	0.0000 -0.0000  -0.0000  -0.0000 	+ + + + + + + + + + +

					+
Name		Function			 +
Y				(A	* B)   +
Table					
ut	Output				
A   B	Y				
0   x   1   0   1   1	0   0   1				
rint :	+				
Cell	Area				
AND2X1	0.0000				
<sup>_</sup>	+				
ge				+	
	Leakage (nW)			 +	
Cell   AND2X1	Min   0.0000	Avg   0.2298	Max	 +	
ANDZAT	0.0000	0.2298	0.353	+	
apacitance				<b>+</b>	
	Pin Cap(pf)		Max Cap(p	f)  +	
Cell	A	B		Y   +	
AND2X1	0.0006	0.0005	0.005	0   +	
s(ns) to Y risin	ıg:				
			D	elay(ns)	
Cell	Timing Arc(Dir)	fir	st	mid	last
AND2X1   AND2X1	A->Y(RR B->Y(RR	)   6. )   6.	1860   3587	8.8850 9.4090	15.089   16.026
s(ns) to Y falli	n g :				
			D	elay(ns)	
	Timing Arc(Dir)	fir	st	mid	last
Cell			0482	6.6574	12.744
Cell   AND2X1   AND2X1	A->Y(FF B->Y(FF	)   4.	2390	6.8654	12.987

			1	Power(pJ)	
Cell		Input	first	mid	l a s
	AND2X1	A	0.0000	0.0000	0.0
	AND2X1   AND2X1	A   B	0.0001 0.0000	0.0001   0.0000	0.0
	AND2X1	B	0.0001	0.0001	0.0
ernal sw	itching po	ower(pJ) to	Y falling:		
			1	Power(pJ)	
Cell		Input	first	mid	las
	AND2X1	A	0.0001	0.0001	0.0
	AND2X1   AND2X1	A   B	$0.0000 \\ 0.0001$	$0.0000 \\ 0.0001 $	0.0
	AND2X1	B	0.0000	0.0000	0.0
				+	
			Power(pJ)		
Cell		first	mid	last	
	AND2X1   AND2X1	$-0.0000 \\ 0.0000$	$\begin{array}{c c} -0.0000 \\ 0.0000 \end{array}$	$\begin{array}{ c c c } & -0.0000 &   \\ & 0.0000 &   \end{array}$	
den powe iditional	r(pJ) for	A falling:			
			Power(pJ)	+	
Cell		first	mid	last	
	AND2X1	0.0000	0.0000	0.0000	
	AND2X1	-0.0000	-0.0000	-0.0000	
den powe	r(pJ) for	B rising:		+	
nditional			Power(pJ)	+	
Cell		first	mid	last	
	AND2X1	-0.0000	-0.0000	+ -0.0000	
	AND2X1	0.0000	0.0000	0.0000	
				T	

		Po	ower(pJ)	
Cell		first	mid	last
	AND2X1   AND2X1	$0.0000 \\ -0.0000 $	0.0000   -0.0000	$0.0000 \\ -0.0000$

Y       (!A * !B)         Table       (!A * !B)         at         Output           A       B       Y         0       0       1         x       1       0         1       x       0         rint:								-+
Table         at         Output           A       B       Y         0       0       1         x       1       0         1       x       0         rint:	Name		Functio	n				 +
$\frac{A   B   Y }{A   B   Y }$ $\frac{A   B   Y }{a   0   1   x   0   1}$ $rint:$ $Cell   Area   $	Y					(!A :	* !B)	 _+
A       B       Y         0       0       1         x       1       0         1       x       0         rint:	Table							
$ \frac{\begin{array}{c c c c c c c c c c c c c c c c c c c$	ut   C	utput						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	A   B	Y						
1       x       0         rint:	1 1	1						
Cell       Area         NOR2X1       0.0000         ge								
Cell       Area         NOR2X1       0.0000         ge		+						
NOR2X1       0.0000         ge       Leakage (nW)         Cell       Min       Avg       Max         NOR2X1       0.0000       0.1085       0.1454         apacitance       Pin Cap(pf)       Max Cap(pf)         Cell       A       B       Y	print:	+						
ge Leakage (nW)   Cell   Min   Avg   Max   NOR2X1   0.0000   0.1085   0.1454   apacitance   Pin Cap(pf)   Max Cap(pf)  Cell   A   B   Y	Cell	Area						
Leakage (nW)       I         Cell       Min       Avg       Max         NOR2X1       0.0000       0.1085       0.1454         apacitance       I       Pin Cap(pf)       I         Cell       A       B       Y	NOR2X1	0.0000						
Cell       Min       Avg       Max         NOR2X1       0.0000       0.1085       0.1454         apacitance	ige							
NOR2X1     0.0000     0.1085     0.1454       apacitance             Pin Cap(pf)             Max Cap(pf)        Cell     A     B		Leakage (nW)	, , , , , , , , , , , , , , , , , , , ,			-+ 		
apacitance           Max Cap(pf)            Cell         A           B           Y	Cell	Min	Avg	1	Max	-+		
Pin Cap(pf)           Max Cap(pf)            Cell         A           B           Y	NOR2X1	0.0000	0.1085		0.1454	-+		
Pin Cap(pf)           Max Cap(pf)            Cell         A           B           Y	anacitance					-+		
Cell         A         B         Y		Pin Cap(pf)		Max	Cap(pf)	-+ )		
NOR2X1   0.0005   0.0006   0.0050	·		В			-+ 		
+	NOR2X1	0.0005	0.0006		0.0050	-+ 		
					<u> </u>	-+		
	s(ns) to Y rising	g :						
s(ns) to Y rising:					Del	ay(ns)		
s(ns) to Y rising:   Delay(ns)	Cell	Timing Arc(Di	r)	first		mid		last
Delay (ns)	NOR2X1	A->Y(		4.1164	1	9.3631	1	20.6254

							]	Dela	uy ( n s )		
Cell	7	Fiming A	Arc ( I	Dir)		first		1	nid		last
NOR2X1 NOR2X1				(RF) (RF)		1.3138 1.2671			3.8473 3.7879		$10.1108 \\ 10.0417$
nal switching	powe	er(pJ) t	to Y	risin	g :						+
						Power (	oJ)				+
Cell	1	Input		first		mic	1		last		+
NOR2X1 NOR2X1		A A		$0.00 \\ 0.00$			$\begin{array}{c} 000\\ 000 \end{array}$		$0.00 \\ 0.00$		
NOR2X1		В		0.00	000	0.0	000		0.00	00	
NOR2X1		В		0.00	000	0.0	000		0.00	00	+
nal switching	powe	er(pJ) 1	to Y	falli	ng:						
						Power ( j	oJ)				+
Cell	1	Input		first		mic	1		last		 +
NOR2X1		A A		0.00			000		0.00 0.00		
NOR2X1											
NOR2X1 NOR2X1 NOR2X1		В		0.00	000	0.0	000		0.00		
NOR2X1 NOR2X1		B			000	0.0	000		0.00 0.00 + +		   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo	br A	B		0.00	000	0.0					+
NOR2X1 NOR2X1 ve Power n power(pJ) fo	br A	B	:	0.00 0.00	000	0.0					   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell	 pr A   	B B rising first		0.00 0.00 Power	000   000   r(pJ) nid	0.0	1ast				   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo	 or A   	B B rising:		0.00 0.00 Power	r(pJ)		000				   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell NOR2X1 NOR2X1 NOR2X1		B B rising first -0.000 0.000	 00   00	0.00 0.00 Power	000   000   r(pJ) nid 0.0000		1ast -0.000				   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell NOR2X1 NOR2X1 n power(pJ) fo		B B rising first -0.000 0.000	 00   00	0.00 0.00 Power	000   000   r(pJ) nid 0.0000		1ast -0.000				   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell NOR2X1 NOR2X1 n power(pJ) fo		B B rising first -0.000 0.000	 00   00	0.00 0.00 Power	000   000   r(pJ) nid 0.0000		1ast -0.000				   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell NOR2X1 NOR2X1 n power(pJ) fo itional		B B rising first -0.000 0.000 falling	 00   00   g :   00	0.00 0.00 Power T	p00   p00   r(pJ) nid 0.0000 p(pJ) r(pJ)		1ast -0.000	00			   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell NOR2X1 n power(pJ) fo itional Cell Cell		B B rising : first -0.000 0.000 falling first 0.000	 00   00   g :   00	0.00 0.00 Power T	000   000   r(pJ) nid 0.0000 r(pJ) nid 0.0000		1ast -0.000 0.000 1ast 0.000	00			   +
NOR2X1 NOR2X1 ve Power en power(pJ) fo itional Cell NOR2X1 en power(pJ) fo itional Cell Cell NOR2X1	         	B B rising: first -0.000 0.000 falling first 0.000 -0.000	 00   33 : 100   00   00   00	0.00 0.00 Power T	000   000   r(pJ) nid 0.0000 r(pJ) nid 0.0000		1ast -0.000 0.000 1ast 0.000	00			   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell NOR2X1 NOR2X1 NOR2X1 Cell Cell NOR2X1 NOR2X1 NOR2X1 NOR2X1 NOR2X1	         	B B rising: first -0.000 0.000 falling first 0.000 -0.000	 00   33 : 100   00   00   00	0.00 0.00 Power T	000   000   r(pJ) nid 0.0000 0.0000 r(pJ) nid 0.0000		1ast -0.000 0.000 1ast 0.000	00			   +
NOR2X1 NOR2X1 ve Power n power(pJ) fo itional Cell NOR2X1 NOR2X1 NOR2X1 NOR2X1 NOR2X1 NOR2X1 NOR2X1 NOR2X1 NOR2X1	         	B B rising: first -0.000 0.000 falling first 0.000 -0.000	 00   33 : 100   00   00   00	0.00 0.00 Power T Power Power	000   000   r(pJ) nid 0.0000 0.0000 r(pJ) nid 0.0000		1ast -0.000 0.000 1ast 0.000	00			   +

		]	Power(pJ)	
Cell		first	mid	last
NOR	2X1	0.0000	0.0000	0.0000
NOR	2X1	-0.0000	-0.0000	-0.0000

END Cell Group NOR2X1

n Name		Function			_+ 
Y				(A) + (B)	_+ 
· · · · · · · · · · · · · · · · · · ·					-+
n Table	+				
out   C	utput   +				
A   B	Y   +				
$\begin{array}{c cccc} 0 &   & 0 &   \\ x &   & 1 &   \\ 1 &   & x &   \end{array}$	0   1   1				
print :					
Cell	Area				
OR2X1	0.0000				
age	Leakage (nW)			-+	
Cell	Min	Avg	Max	-+ 	
OR2X1	0.0000	0.1897	0.2686	-+	
Capacitance				-+	
	Pin Cap(pf)	1	Max Cap(pf)	-+ 	
Cell	A	B	Y	-+ 	
OR2X1	0.0005	0.0006	0.0050	-+	
				-+	
ys(ns) to Y rising	5:				
				ay(ns)	
Cell	Timing Arc(Di	ir)   fir	st	mid	last
OR2X1	A->Y(		169	6.5607	13.4596

				I			De	lay ( r	1S)		
		Timing	Arc (D	oir)	firs	st		mid			last
	R2X1   R2X1		A->Y B->Y	(FF)   (FF)		967		10.98 10.33			16.8192 15.6313
		( <b>T</b> )									
al switch	iing pov	ver(pJ)	to Y	rising :							F
					Pow	er(pJ)				 	÷
Cell		Input		first		mid			ast	 +	F
	R2X1   R2X1	A A		0.0000   0.0001		$0.0000 \\ 0.0001$			).000 ).000		
OF	R2X1	В		0.0000		0.0000		(	0.000	) OC	
OF	R2X1	В		0.0001		0.0001		(	).000	)1   	F
al switch	ning pov	wer(pJ)	to Y	falling:							F
					Pow	er(pJ)				ĺ	
Cell		Input		first		mid		1	ast		L
	R2X1	А		0.0001		0.0001			0.000		Г
	R2X1   R2X1	A B		0.0000   0.0001		$0.0000 \\ 0.0001$			).000 ).000		
	R2X1	В	İ	0.0000		0.0000	İ		0.000		
e Power											
e Power power(pJ ional	) for A	rising	:								
power ( pJ	) for A	rising		Power(pJ)				- <b>+</b> 			
power ( pJ	) for A   	rising first		Power(pJ) mid		last		-+ 			
power(pJ ional Cell OF	   R2X1	first -0.00	000	mid -0.000	0	-0.00	000	+ - + - + - + + +			
power(pJ ional Cell OF		first	000	mid	0		000	-+ -+ -+ -+ -+ +			
power(pJ ional Cell OF power(pJ	                           	first -0.00 0.00	000	mid -0.000	0	-0.00	000	++-+			
power(pJ ional Cell OF	                         	first -0.00 0.00	 000   000   g:	mid -0.000	 0   0	-0.00	000	+++ ++			
power(pJ ional Cell OF power(pJ	                         	first -0.00 0.00	 000   00   g :	mid -0.000 0.000	 0   0	-0.00	000	+++ ++++++			
power (pJ ional Cell OF power (pJ ional Cell OF	                               	first -0.00 0.00 fallin first 0.00	 000   g:   000	mid -0.000 0.000 Power ( pJ ) mid 0.000		-0.00 0.00 1ast		+++ +++++++++			
power (pJ ional Cell OF power (pJ ional Cell OF	               	first -0.00 0.00 fallin first	 000   g:   000	mid -0.000 0.000 Power(pJ) mid		-0.00 0.00		+++ ++			
power (pJ ional Cell OF power (pJ ional Cell OF	                               	first -0.00 0.00 fallin first 0.00	 000   g:   000	mid -0.000 0.000 Power ( pJ ) mid 0.000		-0.00 0.00 1ast		+ +++ + ++ + + + + + + + + + +			

	F	Power(pJ)	<del>ہ</del>	÷
Cell	first	mid	last	+
OR2X1   OR2X1	$egin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	-0.0000   0.0000	+
idden power(pJ) for onditional	B falling:		4	+
	P	Power(pJ)	<b>۱</b>	+
Cell	first	mid	last	+
OR2X1   OR2X1	$0.0000 \mid -0.0000 \mid$	$egin{array}{c c} 0.0000 &   \ -0.0000 &   \end{array}$	0.0000   -0.0000	+
D Cell Group OR2X1				
	om Library 28n	m_slvt, Proce	ess corner ,	, Temp 25.00, Voltage 0.2
Din Name		Function		+
Pin Name   Y		Function	(A * B) +	 + (!A ∗ !B)
•			(II + D)	+
ruth Table	+			
Input   0	Dutput   +			
A   B	Y			
$\begin{array}{c ccccc} 0 &   & 0 &   \\ 0 &   & 1 &   \\ 1 &   & 0 &   \\ 1 &   & 1 &   \end{array}$				
ootprint :	·			
Cell	Area			
XNOR2X1	0.0000			
	+			
eakage	Leakage (nW)			+
eakage	8		Max	+
Cell	Min	Avg	IVIAA	1
	Min   0.0000	Avg   0.3884	0.4609	<b>₽</b>
Cell   XNOR2X1			+	 +   +
Cell		0.3884	+	 + + +

#### Delay

#### Delays(ns) to Y rising: Conditional

			Delay(ns)		1
Cell	Timing Arc(Dir)	first	mid	last	whei
XNOR2X1	$A \rightarrow Y(RR)$	8.2437	13.8784	25.9048	-+  B
XNOR2X1	$A \rightarrow Y(FR)$	4.9675	10.3716	21.8947	!B
XNOR2X1	$B \rightarrow Y(RR)$	7.6727	13.2511	24.9355	A
XNOR2X1	$B \rightarrow Y(FR)$	5.3475	10.3129	21.0232	!A

## Delays(ns) to Y falling: Conditional

I.		Delay(ns)			
-+   wh	last	mid	first	Timing Arc(Dir)	Cell
-+  B	20.3828	10.9216	6.5591	A->Y(FF)	XNOR2X1
!B	16.7604	7.7815	3.7500	$A \rightarrow Y(RF)$	XNOR2X1
A	21.0145	11.3704	7.0130	$B \rightarrow Y(FF)$	XNOR2X1
A!	18.1800	8.5086	4.1229	$B \rightarrow Y(RF)$	XNOR2X1

Power

# Internal switching power(pJ) to Y rising: Conditional

ļ		ower(pJ)	Pe		
-+   wh	last	mid	first	Input	Cell
-+  B	0.0001	0.0001	0.0001	A	XNOR2X1
B	0.0001	0.0001	0.0001	A	XNOR2X1
!B	0.0001	0.0001	0.0001	A	XNOR2X1
!B	0.0000	0.0000	0.0000	A	XNOR2X1
A	0.0001	0.0001	0.0001	В	XNOR2X1
A	0.0001	0.0001	0.0001	В	XNOR2X1
!A	0.0001	0.0001	0.0001	В	XNOR2X1
A!	0.0000	0.0000	0.0000	В	XNOR2X1

# Internal switching power(pJ) to Y falling: Conditional

		ower(pJ)	P		
-+   who	last	mid	first	Input	Cell
-+  B	0.0001	0.0001	0.0001	A	XNOR2X1
B	0.0001	0.0001	0.0001	A	XNOR2X1
!B	0.0000	0.0000	0.0000	A	XNOR2X1
!B	0.0001	0.0001	0.0001	A	XNOR2X1
A	0.0001	0.0001	0.0001	В	XNOR2X1
A	0.0001	0.0001	0.0001	В	XNOR2X1
!A	0.0000	0.0001	0.0001	В	XNOR2X1
A!	0.0001	0.0001	0.0001	В	XNOR2X1

END Cell Group XNOR2X1

inction						
Pin Name		Function			+ 	
Y			(A * !B)	+ (!A * B)	+ )	
					+	
uth Table	Output					
A   B	Y					
	1   + 0					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1   1   1   0					
ootprint :	+					
Cell	Area					
XOR2X1	0.0000					
-1	+					
akage	Leakage (nW)			+		
Cell	Min	Avg	Max	 + 		
XOR2X1		0.3884	0.5429	 + 		
Cell	Pin Cap(pf)   A	B	Max Cap(pf) Y	 + 		
XOR2X1	0.0011	0.0013	0.0050	+		
elay elays(ns) to Y ris onditional	ing:		Del	ay ( ns )		÷
Cell	Timing Arc(Di	r)   fir		mid	last	+ whei
XOR2X1	A->Y(			3.5796		+ !B
XOR2X1 XOR2X1	A->Y( B->Y(			1.3175   3.4267	22.9153 25.0866	B !A
XOR2X1	B->Y(			0.5309	21.2164	A +
	ling:					F
elays(ns) to Y fal onditional			Del	ay(ns)		t
elays(ns) to Y fal onditional			Der			
elays(ns) to Y fal onditional Cell	Timing Arc(Di	 r)   fir		mid	last	+ whei

onditional					
		]	Power(pJ)		+
Cell	Input	first	mid	last	+   when
XOR2X1	A	0.0001	0.0001	0.0001	+  B
XOR2X1		0.0001	0.0001	0.0001	B
XOR2X1 XOR2X1		0.0001   0.0001	0.0001   0.0001	$0.0001 \\ 0.0001$	! B   ! B
XOR2X1		0.0001	0.0001	0.0001	A
XOR2X1	B	0.0000	0.0000	0.0000	A
XOR2X1	B	0.0001	0.0001	0.0001	!A
XOR2X1	B	0.0001	0.0001	0.0001	!A +
ternal switching onditional	power(pJ) to	Y falling:			
		]	Power(pJ)		+
Cell	Input	first	mid	last	+   when
XOR2X1		0.0001	0.0000	0.0000	+  B
XOR2X1 XOR2X1		0.0001	0.0001	0.0001	B
XOR2X1	A	0.0001	0.0001	0.0001	!B
XOR2X1		0.0001	0.0001	0.0001	!B
XOR2X1	B	0.0000	0.0000	0.0000	A
XOR2X1	B		0.0001		Δ
XOR2X1 XOR2X1	B   B	0.0001	0.0001 0.0001	0.0001	A  !A
XOR2X1 XOR2X1	B     B		0.0001 0.0001 0.0001		1
XOR2X1 XOR2X1 D Cell Group XOR2	B     B   2X1	0.0001   0.0001   0.0001   0.0001	0.0001   0.0001	0.0001 0.0001 0.0001	!A  !A +
XOR2X1 XOR2X1 D Cell Group XOR2	B     B   2X1	0.0001   0.0001   0.0001   0.0001	0.0001   0.0001	0.0001 0.0001 0.0001	!A  !A +
XOR2X1 XOR2X1 D Cell Group XOR ell Group AOI12X1	B     B   2X1	0.0001   0.0001   0.0001   0.0001	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A +
XOR2X1	B     B   2X1	0.0001 0.0001 0.0001 28nm_slvt, P	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 D Cell Group XOR2 ell Group AOI12X1 unction Pin Name   Y	B     B   2X1	0.0001 0.0001 0.0001 28nm_slvt, P	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 D Cell Group XOR2 ell Group AOI12X1 unction Pin Name   Y   ruth Table	B   B   2X1 from Library	0.0001 0.0001 0.0001 28nm_slvt, P	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 D Cell Group XOR2 ell Group AOI12X1 inction Pin Name   Y	B   B   2X1 from Library	0.0001 0.0001 0.0001 28nm_slvt, P Function	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 D Cell Group XOR ell Group AOI12X1 inction Pin Name   Y   Tuth Table Input	B   B   2X1 from Library   Ou	0.0001 0.0001 0.0001 28nm_slvt, P Function tput   +	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 D Cell Group XOR2 ell Group AOI12X1 inction Pin Name   Y   Futh Table Input A   B   0   x   x   x	B   B   2X1 from Library   Ou C   0   1	0.0001 0.0001 0.0001 28nm_slvt, P Function tput Y 1 0	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 D Cell Group XOR2 ell Group AOI12X1 unction Pin Name   Y   ruth Table Input A   B   0   x	B   B   2X1 from Library   Ou C   0	0.0001   0.0001   0.0001   28nm_slvt, P Function tput   Y   1	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 NOR2X1 D Cell Group XOR2 ell Group AOI12X1 unction Pin Name   Y   ruth Table Input A   B   0   x   x   x   1   0   1   1	B   B   2X1 from Library   Ou C   0   1   0	0.0001 0.0001 0.0001 28nm_slvt, P Function tput   Y   1   0   1	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
XOR2X1 XOR2X1 D Cell Group XOR2 ell Group AOI12X1 unction Pin Name   Y   ruth Table Input A   B   0   x   x   x   1   0	B   B   2X1 from Library   Ou C   0   1   0	0.0001 0.0001 0.0001 28nm_slvt, P Function tput   Y   1   0   1	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3
$\begin{array}{c} XOR2X1 \\ XOR2X1 \\ \hline \\ XOR2X1 \\ \hline \\ D Cell Group XOR2 \\ \hline \\ ell Group AOI12X1 \\ \hline \\ ention \\ \hline \\ ruth Table \\ \hline \\ \hline \\ Y \\ \hline \\ Y \\ \hline \\ ruth Table \\ \hline \\ \hline \\ Nuth Table \\ \hline \\ Nuth Table \\ \hline \\ \hline \\ \hline \\ Nuth Table \\ \hline \\ \hline \\ \hline \\ Nuth Table \\ \hline \\ \hline \\ \hline \\ \hline \\ Nuth Table \\ \hline \\ \hline \\ \hline \\ \hline \\ Nuth Table \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	B   B   2X1 from Library   Ou C   0   1   0   x     Area	0.0001 0.0001 0.0001 28nm_slvt, P Function tput   Y   1   0   1	0.0001   0.0001   rocess corner	0.0001 0.0001 0.0001	!A  !A + 00, Voltage 0.3

	Leakage (r	W)					
Cell	Min	.	Avg	Max	+		
AOI12X1	0.000	00	0.1311	0.2	930		
Capacitance							
	Pin Cap(	pf)			N	Iax Cap(	pf)
Cell		A	В		C		Y
AOI12X1	0.000	)5	0.0005	0.0	005	0.00	50
lay lays(ns) to Y ris	ing:						
					Delay (	ns)	
Cell	Timing	Arc(Dir)	1	first	mid		last
AOI12X1 AOI12X1 AOI12X1		A->Y(FR B->Y(FR C->Y(FR		4.1845   3.8102   4.8707		820   469   665	19.4185 18.8650 21.5289
lays(ns) to Y fal	ling:				Delay (	ns)	
Cell	Timing	Arc(Dir)	1	first	mid		last
AOI12X1 AOI12X1 AOI12X1	   	$\begin{array}{l} A \rightarrow Y(RF) \\ B \rightarrow Y(RF) \\ C \rightarrow Y(RF) \end{array}$		3.0151   2.8414   1.3865	6.6	594   328   303	16.3249 15.2112 10.1670
ver ternal switching	power(pJ)	to Y risi	ng:				+
			I	Power(pJ)			  -+
Cell	Input	fir	st	mid		last	 +
AOI12X1 AOI12X1 AOI12X1 AOI12X1	A   A   B   B	0.0 0.0	)0000   )0000   )0000   )0000	$0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000$	İ	$\begin{array}{c} 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\end{array}$	   
AOI12X1 AOI12X1	C C		0001	0.0001 0.0000		0.0001 0.0000	   -+
ternal switching	power(pJ)	to Y fall					-+
C-11		£:		Power(pJ)		1	 - <b>+</b>
Cell	Input	fir		mid		last	 -+
AOI12X1 AOI12X1 AOI12X1 AOI12X1 AOI12X1	A   A   B   B   C	0.0 0.0 0.0	)000   )001   )000   )000   )000	$\begin{array}{c} 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\end{array}$		$\begin{array}{c} 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\\ 0.0000 \end{array}$	
AOI12X1	C C		0001	0.0001		0.0001	

den power(pJ) nditional	for A	rising:		
		Р	Power(pJ)	
Cell		first	mid	last
AOI12	X1	-0.0000	-0.0000	-0.0000
AOI12	X1	0.0000	0.0000	0.0000
AOI12	X1	-0.0000	-0.0000	-0.0000
AOI12	X1	0.0000	0.0000	0.0000
AOI12	X1	-0.0000	-0.0000	-0.0000
AOI12	X1	0.0000	0.0000	0.0000

## Hidden power(pJ) for A falling: Conditional

	Power(pJ)					
Cell	first	mid	last			
AOI12X1	0.0000	0.0000	0.0000			
AOI12X1	-0.0000	-0.0000	-0.0000			
AOI12X1	0.0000	0.0000	0.0000			
AOI12X1	-0.0000	-0.0000	-0.0000			
AOI12X1	0.0000	0.0000	0.0000			
AOI12X1	-0.0000	-0.0000	-0.0000			

+

-+

## Hidden power(pJ) for B rising: Conditional

+

+

	Power (pJ)					
Cell		first	mid	last		
AOI	2X1	-0.0000	-0.0000	-0.0000		
AOI	2X1	0.0000	0.0000	0.0000		
AOI	2X1	-0.0000	-0.0000	-0.0000		
AOI	2X1	0.0000	0.0000	0.0000		
AOI	2X1	-0.0000	-0.0000	-0.0000		
AOI	2X1	0.0000	0.0000	0.0000		

## Hidden power(pJ) for B falling: Conditional

			Ро	wer(pJ)		
Cell		first		mid		last
AOI12X1		0.0000		0.0000		0.0000
AOI12X1	i	-0.0000	İ	-0.0000	i	-0.0000
AOI12X1	İ	0.0000	Ì	0.0000	i	0.0000
AOI12X1	İ	-0.0000	Ì	-0.0000	i	-0.0000
AOI12X1	İ	0.0000	Ì	0.0000	i	0.0000
AOI12X1	i	-0.0000	i	-0.0000	i	-0.0000

			Power(pJ)	
Cell		first	mid	last
	12X1   12X1	$egin{array}{c c c c c c c c c c c c c c c c c c c $	-0.0000 0.0000	-0.0000 0.0000
nower ( n	I) for C	falling		
	J) for C	falling:	Power(pJ)	
power(p. tional Cell	J) for C   	falling: first	Power(pJ) mid	last

END Cell Group AOI12X1

Pin Name			Fur	nction			
Y		(!A * !C	C) + (!A	* !D) +	(!B * !C)	+ (!B * !D)	+   +
ruth Table							
Input			0ι	tput			
A	B	C	D	Y			
0   0   x   1   1   1	x   x   x   0   0   1	0   1   1   0   1   x	x   0   1   x   0   x	1   1   0   1   1   0			
ootprint : Cell		Area	-+	+			
AOI2	2X1	0.0000	-+   -+				
eakage							
	L	eakage (nW)				-+	
Cell		Min	Avg		Max	+	
AOI2	2X1	0.0000	0.	1582	0.2955	-+   -+	

Pin	Cap(pf)		M	ax Cap(pf	)	
Cell   A	B	C	D	Y	ĺ	
AOI22X1   0.00	05   0.0005	0.0005	0.0005	0.0050		
					-+	
(ns) to Y ris	ing :					
				Delay (	ns)	
Cell	Timing A	rc(Dir)	first	mid		last
AOI22X1		$\rightarrow Y(FR)$	5.3355	10.6		22.0407
AOI22X1 AOI22X1		$B \rightarrow Y(FR)$   $C \rightarrow Y(FR)$	$4.8598 \\ 4.0844$	10.0	686	21.2997 19.1932
AOI22X1		$\rightarrow Y(FR)$	4.5128		628	19.8032
(ns) to Y fal	ling :					
		(5:)		Delay (		
Cell	Timing A		first	mid		last
AOI22X1 AOI22X1		$A \rightarrow Y(RF)  $ $B \rightarrow Y(RF)  $	3.5963 3.3546	7.8   7.2		17.0006
AOI22X1 AOI22X1	(	$\Sigma \rightarrow Y(RF)$   $\Sigma \rightarrow Y(RF)$	2.7778		574	15.0976
al switching	power(pJ) to	Y rising:				
			Power ( pJ	)		+
Cell	Input	first	mid		last	+
AOI22X1	A	0.0001	0.000	01	0.0001	+
AOI22X1		0.0000	0.000		0.0000	
AOI22X1 AOI22X1		$0.0001 \\ 0.0000$	0.000		0.0001	
AOI22X1	C	0.0000	0.000	00	0.0000	
AOI22X1	C     D	$0.0000 \\ 0.0001$	0.000		$0.0000 \\ 0.0001$	
10122V1		0.0001	0.000		0.0001	
AOI22X1 AOI22X1						+
AOI22X1	· ·					
	· ·	Y falling	:			+
AOI22X1	power(pJ) to		: Power(pJ	)		+   +
AOI22X1	· ·	Y falling first	: Power(pJ		last	+   + 
AOI22X1 nal switching Cell AOI22X1	power(pJ) tc     Input     A	first 0.0000	: Power(pJ   mid   0.000	00	0.0000	+ +   +
AOI22X1 nal switching Cell	power(pJ) tc     Input	first	: Power(pJ	 00   01		+  - ++  - +-
AOI22X1 aal switching Cell AOI22X1 AOI22X1 AOI22X1 AOI22X1	power(pJ) tc     Input     A     A     B     B	first 0.0000 0.0001 0.0000 0.0001	: Power ( pJ   mid   0.000   0.000   0.000   0.000	 00   01   00   01	$\begin{array}{c} 0.0000\\ 0.0001\\ 0.0000\\ 0.0001 \end{array}$	+  - +  -  -
AOI22X1 al switching Cell AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1	power(pJ) tc   Input     A     A     B     B     C	first 0.0000 0.0001 0.0000 0.0001 0.0000	: Power ( pJ   mid   0.000   0.000   0.000   0.000   0.000	 00   01   00   01   00	$\begin{array}{c} 0.0000\\ 0.0001\\ 0.0000\\ 0.0001\\ 0.0000\\ \end{array}$	+ + + - - - -
AOI22X1 aal switching Cell AOI22X1 AOI22X1 AOI22X1 AOI22X1	power(pJ) tc     Input     A     A     B     B	first 0.0000 0.0001 0.0000 0.0001	: Power ( pJ   mid   0.000   0.000   0.000   0.000	 00   01   00   01   00   00	$\begin{array}{c} 0.0000\\ 0.0001\\ 0.0000\\ 0.0001 \end{array}$	+ + +   +
AOI22X1 aal switching Cell AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1	power(pJ) tc   Input     A     A     B     B     C     C	first 0.0000 0.0001 0.0000 0.0001 0.0000 0.0000	: Power ( pJ mid 0.000 0.000 0.000 0.000 0.000 0.000 0.000	 )0   )1   )0   )1   )0   )0   )0   )0   )0	$\begin{array}{c} 0.0000\\ 0.0001\\ 0.0000\\ 0.0001\\ 0.0000\\ 0.0000\\ 0.0000\\ \end{array}$	+  +  +  -  -  -  -
AOI22X1 nal switching Cell AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1	power(pJ) tc   Input     A     A     B     B     C     C     D	first 0.0000 0.0001 0.0000 0.0001 0.0000 0.0000 0.0000	: Power ( pJ   mid   0.000   0.000   0.000   0.000   0.000   0.000   0.000	 )0   )1   )0   )1   )0   )0   )0   )0   )0	$\begin{array}{c} 0.0000\\ 0.0001\\ 0.0000\\ 0.0001\\ 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\\ \end{array}$	+ + + - - - - - - - - - - - - - - - - -
AOI22X1 nal switching Cell AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1	power(pJ) tc   Input     A     A     B     B     C     C     D	first 0.0000 0.0001 0.0000 0.0001 0.0000 0.0000 0.0000	: Power ( pJ   mid   0.000   0.000   0.000   0.000   0.000   0.000   0.000	 )0   )1   )0   )1   )0   )0   )0   )0   )0	$\begin{array}{c} 0.0000\\ 0.0001\\ 0.0000\\ 0.0001\\ 0.0000\\ 0.0000\\ 0.0000\\ 0.0000\\ \end{array}$	+  +  +  -  -  -  -

			Power(pJ)	
Cell		first	mid	last
AOI22X1	1	-0.0000	-0.0000	-0.0000
AOI22X1	1	0.0000	0.0000	0.0000
AOI22X1	1	-0.0000	-0.0000	-0.0000
AOI22X1	1	0.0000	0.0000	0.0000
AOI22X1	1	-0.0000	-0.0000	-0.0000
AOI22X1	1	0.0000	0.0000	0.0000
AOI22X1	1	-0.0000	-0.0000	-0.0000
AOI22X1	1	0.0000	0.0000	0.0000

Cell	first	mid	last
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000

#### Hidden power(pJ) for B rising: Conditional

+

	]	Power(pJ)	
Cell	first	mid	last
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000

## Hidden power(pJ) for B falling: Conditional

		1	Power(pJ)	
Cell		first	mid	last
AOI22X	1	0.0000	0.0000	0.0000
AOI22X	1	-0.0000	-0.0000	-0.0000
AOI22X	1	0.0000	0.0000	0.0000
AOI22X	1	-0.0000	-0.0000	-0.0000
AOI22X	1	0.0000	0.0000	0.0000
AOI22X	1	-0.0000	-0.0000	-0.0000
AOI22X	1	0.0000	0.0000	0.0000
AOI22X	1	-0.0000	-0.0000	-0.0000

		I	Power(pJ)	
Cell		first	mid	last
AOI22X1		-0.0000	-0.0000	-0.0000
AOI22X1	İ	0.0000	0.0000	0.000
AOI22X1	İ	-0.0000	-0.0000	-0.000
AOI22X1	İ	0.0000	0.0000	0.0000
AOI22X1	İ	-0.0000	-0.0000	-0.0000
AOI22X1	i	0.0000	0.0000	0.0000
AOI22X1	i	-0.0000	-0.0000	-0.0000
AOI22X1	i	0.0000	0.0000	0.0000

## Hidden power(pJ) for C falling: Conditional

	]	Power(pJ)	
Cell	first	mid	last
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000
AOI22X1	0.0000	0.0000	0.0000
AOI22X1	-0.0000	-0.0000	-0.0000

#### Hidden power(pJ) for D rising: Conditional

+

		Power(pJ)	
Cell	first	mid	last
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000
AOI22X1	-0.0000	-0.0000	-0.000
AOI22X1	0.0000	0.0000	0.000

# Hidden power(pJ) for D falling: Conditional

			Power(pJ)	
Cell		first	mid	last
AOI22X1		0.0000	0.0000	0.000
AOI22X1	İ	-0.0000	-0.0000	-0.000
AOI22X1	İ	0.0000	0.0000	0.000
AOI22X1	İ	-0.0000	-0.0000	-0.000
AOI22X1	İ	0.0000	0.0000	0.000
AOI22X1	İ	-0.0000	-0.0000	-0.000
AOI22X1	Í	0.0000	0.0000	0.000
AOI22X1	İ	-0.0000	-0.0000	-0.000

END Cell Group AOI22X1

ction					
in Name		Funct	tion		+
·					+ D>
Y		(!A	* !C * !D) +	(!B * !C * !	D)   +
uth Table					
Input		Outr	ut		
A	B   C	D	Y		
0	x   0	0	1		
0	x x	1	0		
x   1	x   1   0   0	x   0	0   1		
1	0 x	1	0		
1	1   x	x	0		
otprint :					
Cell	Area	+ 			
AOI112	2X1   0.0000	+ )			
		<b>+</b>			
akage					
	Leakage (nW	7)		+ 	
Cell	Min	Avg	Max	+	
AOI112	2X1   0.0000	0.11	30   0.29	+	
				<b>+</b>	
n Capacitance				+	
	Pin Cap(pf)		M	ax Cap(pf)	
Cell	A	B   C	D	Y	
AOI112X1	0.0005   0.000	5   0.0005	0.0005	0.0050	
				+	
lay					
	rising:				
lays(ns) to Y				Delay(ns)	
lays(ns) to Y					
lays(ns) to Y	Timing Ar	rc(Dir)	first	mid	last
Cell AOI112	2X1   A	→Y(FR)	7.1897	14.1338	28.6145
Cell AOII112 AOI112	2X1   A 2X1   B	A->Y(FR)   B->Y(FR)	7.1897   6.8323	14.1338   13.7621	28.6145 28.2779
-	rising:			Delay(ns)	
Cell AOI112 AOI112 AOI112 AOI112	2X1   A 2X1   B 2X1   C 2X1   C	→Y(FR)	7.1897	14.1338	28.6145
Cell AOII11 AOI111 AOI111 AOI111	2X1   A 2X1   B 2X1   C 2X1   C	A->Y(FR)   B->Y(FR)   C->Y(FR)	7.1897   6.8323   8.8349	14.1338   13.7621   16.4958	28.6145 28.2779 32.3457
Cell AOI112 AOI112 AOI112	2X1   A 2X1   B 2X1   C 2X1   C	A->Y(FR)   B->Y(FR)   C->Y(FR)	7.1897   6.8323   8.8349	14.1338   13.7621   16.4958	28.6145 28.2779 32.3457
Cell AOII11 AOI111 AOI111 AOI111	2X1   A 2X1   B 2X1   C 2X1   C	A->Y(FR)   →>Y(FR)   C->Y(FR)   →>Y(FR)	7.1897   6.8323   8.8349	14.1338   13.7621   16.4958   15.9876	28.6145 28.2779 32.3457
Cell AOI112 AOI112 AOI112 AOI112 lays(ns) to Y Cell AOI112	2X1   A 2X1   B 2X1   C 2X1   C 2X1   C falling :   Timing An 2X1   A	$ \begin{array}{c c} & & \\                                $	7.1897   6.8323   8.8349   8.6913   first   3.2276	14.1338                 13.7621                 16.4958                 15.9876                 Delay (ns)                 mid                 7.3092	28.6145 28.2779 32.3457 31.4248 last 16.3073
Cell AOI112 AOI112 AOI112 AOI112 lays(ns) to Y Cell	2X1   A 2X1   B 2X1   C 2X1   C falling : falling :	A->Y(FR)   3->Y(FR)   2->Y(FR)   2->Y(FR)   1->Y(FR)   1->Y(FR)	7.1897   6.8323   8.8349   8.6913   first	14.1338   13.7621   16.4958   15.9876   Delay(ns) mid	28.6145 28.2779 32.3457 31.4248

Power

Internal switching power(pJ) to Y rising:

				Power	( p J )		
Cell		Input	first	n	nid		last
AOI112X1		A	0.0001	0	0.0001		0.000
AOI112X1	i	A	0.0000	j 0	0.0000	i	0.000
AOI112X1	i	В	0.0001	j 0	0.0001	i	0.000
AOI112X1	i	В	0.0000	j 0	0.0000	i	0.000
AOI112X1	i	C	0.0001	0	0.0001	i	0.000
AOI112X1	i	C	0.0000	0	0.0000	i	0.000
AOI112X1	i	D	0.0001	i 0	0.0001	i	0.000
AOI112X1	ĺ	D	0.0000	0	0.0000	i	0.000

Internal switching power(pJ) to Y falling:

			Power(pJ)	
Cell	Input	first	mid	last
AOI112X1	A	0.0000	0.0000	0.0000
AOI112X1	A	0.0001	0.0001	0.0000
AOI112X1	В	0.0000	0.0000	0.0000
AOI112X1	В	0.0000	0.0000	0.0000
AOI112X1	C	0.0000	0.0000	0.0000
AOI112X1	Cİ	0.0001	0.0001	0.0001
AOI112X1	D	0.0000	0.0000	0.0000
AOI112X1	D	0.0001	0.0001	0.0001

-----+

+

Passive Power

+---

+

Hidden power(pJ) for A rising: Conditional

		Power(pJ)	
Cell	first	mid	last
AOI112X1	-0.0000	-0.0000	-0.0000
AOI112X1	0.0000	0.0000	0.0000
AOI112X1	-0.0000	-0.0000	-0.0000
AOI112X1	0.0000	0.0000	0.0000
AOI112X1	-0.0000	-0.0000	-0.0000
AOI112X1	0.0000	0.0000	0.0000
AOI112X1	-0.0000	-0.0000	-0.0000
AOI112X1	0.0000	0.0000	0.0000
AOI112X1	-0.0000	-0.0000	-0.0000
AOI112X1	0.0000	0.0000	0.0000

# Hidden power(pJ) for A falling: Conditional

		Power(pJ)	
Cell	first	mid	last
AOI112X1	0.0000	0.0000	0.000
AOI112X1	-0.0000	-0.0000	-0.000
AOI112X1	0.0000	0.0000	0.000
AOI112X1	-0.0000	-0.0000	-0.000
AOI112X1	0.0000	0.0000	0.000
AOI112X1	-0.0000	-0.0000	-0.000
AOI112X1	0.0000	0.0000	0.000
AOI112X1	-0.0000	-0.0000	-0.000
AOI112X1	0.0000	0.0000	0.000

AOI112X	1	-0.0000	-0.0000	-0.0000
power(pJ) ional	for B	rising:		
			Power(pJ)	
Cell		first	mid	last
AOI112X	1	-0.0000	-0.0000	-0.0000
AOI112X	1	0.0000	0.0000	0.0000
AOI112X		-0.0000	-0.0000	-0.0000
AOI112X		0.0000	0.0000	0.0000
AOI112X		-0.0000	-0.0000	-0.0000
AOI112X AOI112X		0.0000	0.0000	0.0000
AOI112X AOI112X		$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$-0.0000 \\ 0.0000$
AOI112X		-0.0000	-0.0000	-0.0000
AOI112X		0.0000	0.0000	0.0000
power(pJ) ional	for B	falling:	Power(pJ)	
Cell		first	mid	last
AOI112X	1	0.0000	0.0000	0.0000
AOI112X		-0.0000	-0.0000	-0.0000
AOI112X	1	0.0000	0.0000	0.0000
AOI112X	1	-0.0000	-0.0000	-0.0000
AOI112X	1	0.0000	0.0000	0.0000
AOI112X		-0.0000	-0.0000	-0.0000
AOI112X		0.0000	0.0000	0.0000
AOI112X		-0.0000	-0.0000	-0.0000
		0 0000 i	0 0000	0 0000
AOI112X AOI112X		0.0000   $-0.0000$	$0.0000 \mid -0.0000 \mid$	$0.0000 \\ -0.0000$
AOI112X				
AOI112X	1	-0.0000		
AOI112X AOI112X power(pJ)	1	-0.0000		
AOI112X AOI112X power(pJ)	1	-0.0000	-0.0000	
AOI112X AOI112X power(pJ) ional	1   for C   	-0.0000   rising: first   -0.0000	-0.0000	-0.0000
AOI112X AOI112X power(pJ) tional Cell AOI112X AOI112X	1   for C   1   1	-0.0000   rising: first   -0.0000   0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000	-0.0000 last -0.0000 0.0000
AOI112X AOI112X power(pJ) tional Cell AOI112X AOI112X AOI112X	1   for C   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   -0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000   -0.0000	-0.0000 last -0.0000 0.0000 -0.0000
AOI112X AOI112X power(pJ) tional Cell AOI112X AOI112X AOI112X	1   for C   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   -0.0000   0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000   -0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000
AOI112X AOI112X power(pJ) tional Cell AOI112X AOI112X AOI112X AOI112X	1   for C   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   0.0000   -0.0000   0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000   0.0000   -0.0000	-0.0000 last -0.0000 0.0000 -0.0000 -0.0000 -0.0000
AOII12X AOII12X power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X	1   for C   1   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   0.0000   0.0000   0.0000	-0.0000   Power ( pJ ) mid   -0.0000   0.0000   0.0000   -0.0000   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000
AOI112X AOI112X power(pJ) ional Cell AOI112X AOI112X AOI112X AOI112X AOI112X AOI112X	1   for C   1   1   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   0.0000   0.0000   0.0000   -0.0000   0.0000	-0.0000   Power ( pJ ) mid   -0.0000   0.0000   0.0000   0.0000   0.0000   -0.0000   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000
AOII12X AOII12X power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X	1   for C   1   1   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   0.0000   0.0000   0.0000	-0.0000   Power ( pJ ) mid   -0.0000   0.0000   0.0000   -0.0000   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000
AOI112X AOI112X power(pJ) tional Cell AOI112X AOI112X AOI112X AOI112X AOI112X AOI112X	1   for C   1   1   1   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000	-0.0000   Power ( pJ ) mid   -0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000
AOII12X AOII12X power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X	1   for C   1   1   1   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000	-0.0000   Power ( pJ ) mid   -0.0000   0.0000   0.0000   0.0000   0.0000   -0.0000   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000
AOII12X AOII12X power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X	1   for C   1   1   1   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000	-0.0000   Power ( pJ ) mid   -0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000
AOII12X AOII12X power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X Cell Cell Cell	1   for C   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   falling: first   0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   Power(pJ) mid   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 0.0000 1ast last 0.0000
AOII12X AOII12X Power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X Cell Cell AOII12X AOII122X	1   for C   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   0.0000   -0.0000   0.0000   -0.0000   falling: first   0.0000   -0.0000   -0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   mid	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 -0.0000 -0.0000 -0.0000
AOII12X AOII12X Power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X Cell Cell AOII12X AOII12X AOII12X	1   for C   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   falling: first   0.0000   -0.0000   -0.0000   0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000
AOII12X AOII12X Power(pJ) tional Cell AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X AOII12X Cell Cell AOII12X AOII122X	1   for C   1   1   1   1   1   1   1	-0.0000   rising: first   -0.0000   0.0000   0.0000   -0.0000   0.0000   -0.0000   falling: first   0.0000   -0.0000   -0.0000	-0.0000   Power(pJ) mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   mid	-0.0000 last -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 0.0000 -0.0000 -0.0000 -0.0000 -0.0000

AOI112X1	-0.0000	-0.0000	-0.0000	
AOI112X1	0.0000	0.0000	0.0000	
AOI112X1	-0.0000	-0.0000	-0.0000	
			+	
			+	
den power(pJ) f	or D rising:		+	
ditional		Power(pJ)	+ I	
Cell	first	mid	last	
			+	
AOI112X1		-0.0000	-0.0000	
AOI112X1 AOI112X1	0.0000   -0.0000	0.0000   -0.0000	$0.0000 \\ -0.0000 $	
AOI112X1	0.0000	0.0000	0.0000	
AOI112X1	-0.0000	-0.0000	-0.0000	
AOI112X1	0.0000	0.0000	0.0000	
AOI112X1	-0.0000	-0.0000	-0.0000	
AOI112X1	0.0000	0.0000	0.0000	
ditional		Power(pJ)	+	
Cell	first	mid	last	
AOI112X1	0.0000	0.0000	0.0000	
AOI112X1		-0.0000	-0.0000	
AOI112X1 AOI112X1	0.0000   -0.0000	0.0000   -0.0000	$0.0000 \\ -0.0000 $	
AOI112X1 AOI112X1	0.0000	0.0000	0.0000	
AOI112X1	-0.0000	-0.0000	-0.0000	
AOI112X1	0.0000	0.0000	0.0000	
AOI112X1	-0.0000	-0.0000	-0.0000	
Cell Group AOI	112X1			
Group AOI212X	1 from Library	28nm_slvt, Pro	cess corner	, Temp 25.00, Voltage
I Gloup AGI212A				
ction				
		Function		
ction in Name	!C * !E) + (!A		(!B * !C * !I	+ (!B * !D * !E)   + + (!B * !D * !E)

A	B	C	D	E	Y
0	x	0	x	0	1
0	x	x	x	1	0
0	x	1	0	0	1
x	x	1	1	x	0
1	0	0	x	0	1
1	0	x	x	1	0
1	0	1	0	0	1
1	1	x	x	x	0

Cell	Area						
AOI212X1	0.00	+ 00					
		+					
ikage	Leakage (	nW)			- <b>+</b> 		
Cell	Min	Avg		lax	-+ 		
AOI212X1	0.00	00   0.1	415	0.2236	-+ 		
Capacitance					-+		
	cap(pf)				Max Caj	p(pf)	-
Cell	A   B	C	D	E		Y	-
AOI212X1   0.000	5   0.0005	0.0005   0	0.0005   0.0	0006	0.0	050	-
lay						+	-
lays(ns) to Y ria	sing:						
				De	lay(ns)		
Cell	Timing	Arc(Dir)	first		mid		last
AOI212X1	· · · · · · · · · · · · · · · · · · ·	A->Y(FR)	10.0778	1	17.8842		34.0767
AOI212X1		$B \rightarrow Y(FR)$	9.5091		17.2756	į.	33.4306
AOI212X1		$C \rightarrow Y(FR)$	9.6754		17.1420		32.8010
AOI212X1 AOI212X1		$D \rightarrow Y(FR)  $ $E \rightarrow Y(FR)  $	8.9044 8.2129		16.2748 15.3508		31.7692 30.1809
lays(ns) to Y fa	111ng :			De	lay(ns)		
Cell	Timing	Arc(Dir)	first		mid		last
		A->Y(RF)	4.0161		8.4164		17.8906
AOI212X1		$B \rightarrow Y(RF)$	3.8826		7.9176		16.8120
AOI212X1	i		2 7 5 2 0		7.9884		17.2282 16.0709
AOI212X1 AOI212X1	i	$C \rightarrow Y(RF)$	3.7539		7 4015		
AOI212X1	i		3.7539 3.5359 1.3489		7.4015 3.8709		10.0917
AOI212X1 AOI212X1 AOI212X1	i	$C \rightarrow Y(RF)$ $D \rightarrow Y(RF)$	3.5359				10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1		C->Y(RF)   D->Y(RF)   E->Y(RF)	3.5359 1.3489			 +	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 ernal switching	power(pJ)	C->Y(RF)   D->Y(RF)   E->Y(RF)   to Y rising	3.5359 1.3489	1)	3.8709	  + 	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 ernal switching Cell	power(pJ)	C->Y(RF)   D->Y(RF)   E->Y(RF)   to Y rising:     first	3.5359 1.3489 : Power(p   mid		3.8709	+	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 Ver ernal switching Cell AOI212X1	power(pJ)	C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001	3.5359 1.3489 : Power(p   mid 1   0.00	001	3.8709 1ast	001	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 ver cernal switching Cell AOI212X1 AOI212X1	power(pJ) Input A A	C->Y(RF)   D->Y(RF)   E->Y(RF)         first   0.0001   0.0000	3.5359 1.3489 : Power(p   mid 1   0.00 0   0.00	 001   000	3.8709 1ast 0.00 0.00	001	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 Ver ernal switching Cell AOI212X1	power(pJ)	C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001	3.5359 1.3489 : Power(p   mid   0.00 0   0.00 1   0.00	001   000   001	3.8709 1ast	001   000   001	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 Ver Cell Cell AOI212X1 AOI212X1 AOI212X1		C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001   0.0001	3.5359 1.3489 : Power(p   mid 1   0.00 )   0.00 1   0.00 0   0.00	001   000   001   000	3.8709 1 a s 0.00 0.00 0.00	)01   000   001   001   000	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 ver ernal switching Cell AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1	power(pJ) Input A A B B C C	C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001   0.0000   0.0001   0.0001   0.0001	3.5359 1.3489 : Power(p   mid 1   0.00 0   0.00 1   0.00 1   0.00 0   0.00	 001   000   001   000   001   000	3.8709 1ast 0.00 0.00 0.00 0.00 0.00 0.00 0.00	)001   )000   )001   )000   )001   )000	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 Ver ernal switching Cell AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1	power(pJ) Input A A B B C C D	C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001   0.0001   0.0001   0.0001   0.0001   0.0001   0.0001	3.5359 1.3489 : Power(p   mid 1   0.00 0   0.00 1   0.00 0   0.00 1   0.00 0   0.00 1   0.00	 001   000   001   000   001   000   000   001	3.8709 1ast 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00	)01   000   001   000   001   000   001	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 Ver ernal switching Cell AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1	power(pJ) Input A A B B C C D D	C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001   0.0000   0.0001   0.0000   0.0001   0.0000   0.0001   0.0001	3.5359 1.3489 : Power(p   mid   0.00 0   0.00 1   0.00 0   0.00 0   0.00 0   0.00 0   0.00 0   0.00	 001   000   001   000   001   000   001   000	3.8709 1ast 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00	+ 001   000   001   000   001   000   001   000   001   000	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 Ver Cell Cell AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1	power(pJ) Input A A B B C C D D E	C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001   0.0000   0.0001   0.0000   0.0001   0.0000   0.0000   0.0000	3.5359 1.3489 : Power(p   mid 1   0.00 0   0.00 1   0.000 1   0.00	 001   000   001   000   001   000   001   000   001   000   001	3.8709 1 a s 1 0.00 0	+ 001   000   001   000   001   000   001   000   001   000   001	10.0917
AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 Ver ernal switching Cell AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1 AOI212X1	power(pJ) Input A A B B C C D D	C->Y(RF)   D->Y(RF)   E->Y(RF)       first   0.0001   0.0000   0.0001   0.0000   0.0001   0.0000   0.0001   0.0001	3.5359 1.3489 : Power(p   mid 1   0.00 0   0.00 1   0.000 1   0.00	 001   000   001   000   001   000   001   000   001   000   001	3.8709 1ast 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00	+ 001   000   001   000   001   000   001   000   001   000   001	10.0917

	Power (pJ)						Power(pJ)				
Cell	Input	first	mid	last							
AOI212X1	A	0.0000	0.0000	0.000							
AOI212X1	A	0.0001	0.0001	0.000							
AOI212X1	B	0.0000	0.0000	0.000							
AOI212X1	B	0.0001	0.0001	0.000							
AOI212X1	i C	0.0000	0.0000	0.000							
AOI212X1	i C	0.0001	0.0001	0.000							
AOI212X1	D	0.0000	0.0000	0.000							
AOI212X1	D	0.0001	0.0001	0.000							
AOI212X1	j E	0.0000	0.0000	0.000							
AOI212X1	j E	0.0000	0.0000	0.000							

+

Passive Power

+

Hidden power(pJ) for A rising: Conditional

		]	Power(pJ)	
Cell		first	mid	last
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000
AOI212X	1	-0.0000	-0.0000	-0.0000
AOI212X	1	0.0000	0.0000	0.0000

#### Hidden power(pJ) for A falling: Conditional

Cell		first	mid	last
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000
AOI212	2X1	0.0000	0.0000	0.000
AOI212	2X1	-0.0000	-0.0000	-0.000

tional			
		Power(pJ)	
Cell	first	mid	last
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
		Power(pJ)	
Cell	first	mid	last
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
	C rising:		
tional			
		Power(pJ)	
Cell	first	mid	last
	-0.0000	-0.0000	-0.0000
AOI212X1	0 0000 i	0.0000	0.0000
AOI212X1	0.0000		
AOI212X1 AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1 AOI212X1 AOI212X1	$egin{array}{c c c c c c c c c c c c c c c c c c c $	$egin{array}{c c c c c c c c c c c c c c c c c c c $	0.0000
AOI212X1 AOI212X1 AOI212X1 AOI212X1	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \end{array}$	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \end{array}$	$0.0000 \\ -0.0000$
AOI212X1 AOI212X1 AOI212X1	$egin{array}{c c c c c c c c c c c c c c c c c c c $	$egin{array}{c c c c c c c c c c c c c c c c c c c $	0.0000

AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000

## Hidden power(pJ) for C falling: Conditional

	Power(pJ)				
Cell	first	mid	last		
AOI212X1	0.0000	0.0000	0.000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.0000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.0000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.0000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.0000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.0000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.0000		
AOI212X1	-0.0000	-0.0000	-0.000		
AOI212X1	0.0000	0.0000	0.0000		
AOI212X1	-0.0000	-0.0000	-0.000		

# Hidden power(pJ) for D rising: Conditional

+

	]	Power(pJ)	
Cell	first	mid	last
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000
AOI212X1	-0.0000	-0.0000	-0.0000
AOI212X1	0.0000	0.0000	0.0000

## Hidden power(pJ) for D falling:

	]	Power(pJ)	
Cell	first	mid	last
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
AOI212X1	0.0000	0.0000	0.000
AOI212X1	-0.0000	-0.0000	-0.000
n power(pJ) for tional		Power(pJ)	
		Power(pJ)	
		Power(pJ) mid	last
tional	]		last -0.000
tional     Cell	first	mid	-0.000
tional   Cell   AOI212X1   AOI212X1	first   -0.0000   0.0000	mid   -0.0000   0.0000	-0.000 0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first   -0.0000   0.0000   -0.0000	mid   -0.0000   0.0000   -0.0000	-0.000 0.000 -0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first   -0.0000   0.0000   -0.0000   0.0000	mid   -0.0000   0.0000   -0.0000   0.0000	-0.000 0.000 -0.000 0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000	-0.000 0.000 -0.000 0.000 -0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c} -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000\end{array}$
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c} -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ -0.000\\ -0.000\\ -0.000\end{array}$
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first   -0.0000   0.0000   -0.0000   -0.0000   0.0000   -0.0000   0.0000   E falling:	mid   -0.0000   0.0000   -0.0000   -0.0000   0.0000   -0.0000	
tional   Cell   AOI212X1   AOI21X1   AOI21X1   AOI21X1   AOI21X1   AOI21X1   AOI21X1   AOI21X1   AOI21X1   AOI21X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   E falling: first	mid             -0.0000             0.0000             -0.0000             0.0000             -0.0000             -0.0000             0.0000             Power(pJ)     mid	-0.000 0.000 -0.000 0.000 -0.000 0.000 0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   Cell   AOI212X1	first     1       first             -0.0000             0.0000             -0.0000             -0.0000             -0.0000             0.0000             E     falling:       first             0.0000	mid             -0.0000             0.0000             -0.0000             0.0000             -0.0000             0.0000             Power(pJ)     mid       mid	-0.000 0.000 -0.000 0.000 -0.000 0.000 -0.000 1ast
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   Cell   AOI212X1   AOI212X1   AOI212X1	first     1       first             -0.0000             0.0000             -0.0000             -0.0000             -0.0000             -0.0000             E falling:     1       first             0.0000	mid             -0.0000             0.0000             -0.0000             0.0000             -0.0000             0.0000             0.0000             Power(pJ)     mid       mid             0.0000	-0.000 0.000 -0.000 0.000 -0.000 0.000 -0.000 1ast 0.000 -0.000 -0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first     1       first     1       -0.0000     0.0000       -0.0000     0.0000       -0.0000     0.0000       -0.0000     0.0000       E falling:     1       first     1       0.0000     -0.0000       0.0000     0.0000	mid             -0.0000             0.0000             -0.0000             -0.0000             -0.0000             -0.0000             -0.0000             Power(pJ)     mid       mid             0.0000	-0.000 0.000 -0.000 0.000 -0.000 0.000 -0.000 1ast 0.000 -0.000 0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first     1       first     1       -0.0000     0.0000       -0.0000     0.0000       -0.0000     0.0000       -0.0000     0.0000       -0.0000     0.0000       E falling:     1       first     1       0.0000     0.0000       -0.0000     0.0000	mid             -0.0000             0.0000             -0.0000             0.0000             -0.0000             0.0000             Power(pJ)     mid       mid             0.0000             -0.0000	-0.000 0.000 -0.000 0.000 -0.000 0.000 -0.000 1 a s t 0.000 -0.000 0.000 -0.000 0.000 -0.000 0.000
tional   Cell   AOI212X1	first       1         first       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         E falling:       1         first       1         0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         0.0000       0.0000	mid                     -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	-0.000 0.000 -0.000 0.000 0.000 0.000 0.000 0.000 -0.000 0.000 0.000 0.000 0.000 0.000
tional   Cell   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1   AOI212X1	first                 -0.0000                 -0.0000                 -0.0000                 -0.0000                 -0.0000                 -0.0000                 -0.0000                 0.0000                 First                 0.0000                 -0.0000                 -0.0000                 -0.0000                 -0.0000                 -0.0000                 -0.0000                 -0.0000	mid                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     0.0000                     0.0000                     0.0000                     0.0000                     0.0000                     0.0000                     0.0000                     0.0000                     0.0000	-0.000 0.000 -0.000 0.000 -0.000 0.000 0.000 -0.000 0.000 -0.000 0.000 -0.000 0.000 -0.000 0.000 -0.000 0.000
tional   Cell   AOI212X1	first       1         first       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         E falling:       1         first       1         0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         -0.0000       0.0000         0.0000       0.0000	mid                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     0.0000                     0.0000                     0.0000                     mid                     0.0000                     0.0000                     0.0000                     0.0000                     0.0000	-0.000 0.000 -0.000 -0.000 0.000 -0.000 0.000

Cell Group AOI222X1 from Library 28nm\_slvt, Process corner, Temp 25.00, Voltage 0.30 Function Pin Name Function Y Truth Table Input Output D | F | A B | C | E | Υ 0 0 0 1 х Х х 0 0 0 х х 1 1 0 х х х 1 1 0 0 1 0 0 1 х х 0 1 0 1 0 1 х 0 1 1 х х х х 0 0 0 1 х х 1 1 0 0 1 0 1 х 1 0 1 1 0 х х 0 1 0 0 1 1 х 0 0 0 1 1 1 1 0 1 1 х х х х Footprint: Cell Area AOI222X1 0.0000 Leakage Leakage (nW) Cell Min Max Avg AOI222X1 0.0000 | 0.1722 0.2887 Pin Capacitance | Pin Cap(pf) | Max Cap(pf)| Cell C | E | F | Y | A B | D | AOI222X1 | 0.0005 | 0.0005 | 0.0005 | 0.0005 | 0.0005 | 0.0005 | 0.0050 Delay Delays(ns) to Y rising: Delay(ns) Cell Timing Arc(Dir) first mid last AOI222X1  $A \rightarrow Y(FR)$ 12.7439 20.573336.8308 AOI222X1  $B \rightarrow Y(FR)$ 12.1545 19.9581 36.1816 AOI222X1  $C \rightarrow Y(FR)$ 12.3830 19.8574 35.5589 AOI222X1  $D \rightarrow Y(FR)$ 11.7435 19.1918 34.8508 AOI222X1  $E \rightarrow Y(FR)$ 10.3159 17.4525 32.2929 AOI222X1  $F \rightarrow Y(FR)$ 9.6858 16.8113 31.6164

				Delay(ns)	
Cell	Timing	Arc(Dir)	first	mid	last
AOI222X1		A->Y(RF)	5.0132	9.3996	18.8914
AOI222X1	İ	$B \rightarrow Y(RF)$	4.8809	8.9040	17.8061
AOI222X1	İ	$C \rightarrow Y(RF)$	4.7945	9.1177	18.5286
AOI222X1	İ	$D \rightarrow Y(RF)$	4.6128	8.5577	17.3951
AOI222X1	İ	$E \rightarrow Y(RF)$	4.1872	8.4518	17.8059
AOI222X1	İ	$F \rightarrow Y(RF)$	4.0339	7.9404	16.7250

Power

Internal	switching	power(pJ)	to	Y	rising :
+					

		I	Power(pJ)	
Cell	Input	first	mid	last
AOI222X1	A	0.0001	0.0001	0.0001
AOI222X1	A	0.0000	0.0000	0.0000
AOI222X1	В	0.0001	0.0001	0.0001
AOI222X1	В	0.0000	0.0000	0.0000
AOI222X1	C	0.0001	0.0001	0.0001
AOI222X1	C	0.0000	0.0000	0.0000
AOI222X1	D	0.0001	0.0001	0.0001
AOI222X1	D	0.0000	0.0000	0.0000
AOI222X1	Εİ	0.0001	0.0001	0.0001
AOI222X1	Εİ	0.0000	0.0000	0.0000
AOI222X1	F	0.0001	0.0001	0.0001
AOI222X1	F	0.0000	0.0000	0.0000

#### Internal switching power(pJ) to Y falling:

		Р	ower(pJ)	
Cell	Input	first	mid	last
AOI222X1	A	0.0000	0.0000	0.0000
AOI222X1	A	0.0001	0.0001	0.0001
AOI222X1	В	0.0000	0.0000	0.0000
AOI222X1	В	0.0001	0.0001	0.0001
AOI222X1	Cİ	0.0000	0.0000	0.0000
AOI222X1	Cİ	0.0001	0.0001	0.0001
AOI222X1	D	0.0000	0.0000	0.0000
AOI222X1	D	0.0001	0.0001	0.0001
AOI222X1	Εİ	0.0000	0.0000	0.0000
AOI222X1	Εİ	0.0001	0.0001	0.0001
AOI222X1	F	0.0000	0.0000	0.0000
AOI222X1	F	0.0001	0.0001	0.0001

#### Passive Power

+

Hidden power(pJ) for A rising: Conditional

		Power(pJ)	
Cell	first	mid	last
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000

AOI	222X1	0.0000	0.0000	0.0000
AOI	222X1	-0.0000	-0.0000	-0.0000
AOI	222X1	0.0000	0.0000	0.0000
AOI	222X1	-0.0000	-0.0000	-0.0000
AOI	222X1	0.0000	0.0000	0.0000
AOI	222X1	-0.0000	-0.0000	-0.0000
AOI	222X1	0.0000	0.0000	0.0000
AOI	222X1	-0.0000	-0.0000	-0.0000
AOI	222X1	0.0000	0.0000	0.0000
AOI	222X1	-0.0000	-0.0000	-0.0000
AOI	222X1	0.0000	0.0000	0.0000
AOI	222X1	-0.0000	-0.0000	-0.0000
AOI	222X1	0.0000	0.0000	0.0000
AOI	222X1	-0.0000	-0.0000	-0.0000
AOI	222X1	0.0000	0.0000	0.0000

Hidden power(pJ) for A falling: Conditional

	ł	Power(pJ)	
Cell	first	mid	last
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00
AOI222X1	0.0000	0.0000	0.00
AOI222X1	-0.0000	-0.0000	-0.00

Hidden power(pJ) for B rising: Conditional

	F	Power(pJ)	
Cell	first	mid	last
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000

AOI222X1   AOI222X1	$0.0000 \mid -0.0000 \mid$	$0.0000 \mid -0.0000 \mid$	$0.0000 \\ -0.0000$
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
power(pJ) for ional	B falling:		
	I	Power(pJ)	
Cell	first	mid	last
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1   AOI222X1	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $
AOI222X1 AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1 AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
			······
power(pJ) for ional	C rising:		
		Power(pJ)	
		Power(pJ) mid	last
ional   Cell   AOI222X1	first   -0.0000	mid   -0.0000	-0.0000
ional   Cell   AOI222X1   AOI222X1	first   -0.0000   0.0000	mid   -0.0000   0.0000	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $
ional   Cell   AOI222X1   AOI222X1   AOI222X1	first         I           -0.0000                     0.0000                     -0.0000	mid   -0.0000   0.0000   -0.0000	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \end{array}$
ional   Cell   AOI222X1   AOI222X1   AOI222X1   AOI222X1	first   -0.0000   0.0000   -0.0000   0.0000	mid   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c} -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\end{array}$
ional   Cell   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c} -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\end{array}$
ional Cell   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     0.0000                     0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c} -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ 0.0000 \end{array}$
ional Cell   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c} -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\\ -0.0000\end{array}$
ional Cell   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1	first         I           -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     0.0000                     0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ \end{array}$
ional Cell   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	mid   -0.0000   0.0000   -0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ -0.0000 \end{array}$
ional           Cell           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1           AOI222X1	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     0.0000                     0.0000                     0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \end{array}$
ional Cell AOI222X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c} -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\\ 0.0000\\ -0.0000\\ \end{array}$
ional Cell AOI222X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AO	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	mid                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     0.0000                     0.0000	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \end{array}$
ional Cell AOI222X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 A	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	mid	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \end{array}$
ional Cell AOI222X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AOI22X1 AO	first         I           -0.0000                     0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000                     -0.0000	mid                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     -0.0000                     0.0000                     0.0000                     0.0000	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \end{array}$

AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ \end{array}$	0.0000	0.000
AOI222X1   AOI222X1   AOI222X1   AOI222X1	0.0000	0 0000	0.000
AOI222X1   AOI222X1   AOI222X1		-0.0000	-0.000
AOI222X1 AOI222X1	0 0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
	0.0000	0.0000	0.000
	-0.0000	-0.0000	-0.000
AUIZZZAI	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
power(pJ) for tional	C falling:		
	I	Power(pJ)	
Cell	first	mid	last
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
	-0.0000	-0.0000	
AOI222X1	-0.0000		-0.000
AOI222X1 AOI222X1			
AOI222X1	0.0000	0.0000	0.000
AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \end{array}$	$\begin{array}{c c} 0.0000 \\ -0.0000 \end{array}$	$0.000 \\ -0.000$
AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \end{array}$	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \end{array}$	$0.000 \\ -0.000 \\ 0.000$
AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \end{array}$	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \end{array}$	$\begin{array}{c} 0.000 \\ -0.000 \\ 0.000 \\ -0.000 \end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\end{array}$
AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1   AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ \end{array}$	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ -0.0000 \\ \end{array}$	$\begin{array}{c} 0.000 \\ -0.000 \\ 0.000 \\ -0.000 \\ 0.000 \\ -0.000 \end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c c c} 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ 0.0000 &   \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000 \end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ -0.0000 \\ \end{array}$	$\begin{array}{c c c} 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ -0.000\end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c c c} 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000\end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ -0.0000 \\ \end{array}$	$\begin{array}{c c c} 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c c c} 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000\\ 0.000\end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ \end{array}$	$\begin{array}{c c c} 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c c c} 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ 0.0000 &   \\ \end{array}$	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000\\ 0.000\\ \end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\end{array}$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000\\ -0.000\\ 0.0$
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.00$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c} -0.000\\ 0.000\\ 0.000\\ 0.000\\ -0.000\\ $
AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ -0.0000 \\ 0.0000 \\ 0.0000 \\ 0.0000 \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c} 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ -0.000\\ 0.000\\ 0.000\\ -0.000\\ 0.0$

Hidden power(pJ) for D rising: Conditional

	P	ower(pJ)	
Cell	first	mid	last
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000

	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
n po tion		r D falling:		
			Power(pJ)	
Се	e11	first	mid	last
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1		-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1		-0.0000	-0.0000
	AOI222X1 AOI222X1	0.0000   -0.0000	$0.0000 \mid -0.0000 \mid$	0.0000
	AOI222X1 AOI222X1	0.0000	0.0000	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $
	AOI222X1 AOI222X1	-0.0000	-0.0000	-0.0000
	A0I222X1	0.0000	0.0000	0.0000
	A0I222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
	AOI222X1	0.0000	0.0000	0.0000
	AOI222X1	-0.0000	-0.0000	-0.0000
				+
	wer(pJ) for al	r E rising:		
tion				+
tion			Power(pJ)	
tion Ce	ell	first	Power(pJ) mid	     last
	e11 AOI222X1	first     -0.0000	·• ·	   1 a s t     -0.0000
		· · ·	mid	+
	AOI222X1	-0.0000	mid   -0.0000	-0.0000
	AOI222X1 AOI222X1	-0.0000   0.0000	mid   -0.0000   0.0000	-0.0000   0.0000
	AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c} -0.0000 \\ 0.0000 \\ -0.0000 \end{array}$	mid   -0.0000   0.0000   -0.0000	-0.0000   0.0000   -0.0000
	AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{ c c c c } & -0.0000 &   \\ & 0.0000 &   \\ & -0.0000 &   \\ & 0.0000 &   \end{array}$	mid   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$
	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{ c c c c c } -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \end{array}$	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000	-0.0000   0.0000   -0.0000   0.0000   -0.0000
	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{ c c c c c } -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$
	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{ c c c c c } -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \end{array}$	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   -0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$
	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \\ -0.0000 &   \end{array}$
	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$
	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ \end{array}$
Cć	AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1 AOI222X1	$\begin{vmatrix} -0.0000 \\ 0.0000 $	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000

## Hidden power(pJ) for E falling: Conditional

+

	<u>_</u>	Power(pJ)	
Cell	first	mid	last
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000

## Hidden power(pJ) for F rising: Conditional

	I	Power(pJ)	
Cell	first	mid	last
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.0000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.0000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.000
AOI222X1	0.0000	0.0000	0.000
AOI222X1	-0.0000	-0.0000	-0.0000

			Power(pJ)		F
Cell	f i	rst	mid	last	T
AOI222X	1   0	.0000	0.0000	0.0000	r -
AOI222X	1   -0	0.0000	-0.0000	-0.0000	
AOI222X	1   0	.0000	0.0000	0.0000	
AOI222X	1	0.0000	-0.0000	-0.0000	
AOI222X	-	.0000	0.0000	0.0000	
AOI222X	1	0.0000	-0.0000	-0.0000	
AOI222X		.0000	0.0000	0.0000	
AOI222X		0.0000	-0.0000	-0.0000	
AOI222X	1	.0000	0.0000	0.0000	
AOI222X	1	0.0000	-0.0000	-0.0000	
AOI222X	1	.0000	0.0000	0.0000	
AOI222X		0.0000	-0.0000	-0.0000	
AOI222X	1	.0000	0.0000	0.0000	
AOI222X		0.0000	-0.0000	-0.0000	
AOI222X		.0000	0.0000	0.0000	
AOI222X		0.0000	-0.0000	-0.0000	
AOI222X		.0000	0.0000	0.0000	
AOI222X		0.0000	-0.0000	-0.0000	
AOI222X	1	.0000	0.0000	0.0000	
AOI222X	1	0.0000	-0.0000	-0.0000	
AOI222X		.0000	0.0000	0.0000	
AOI222X	1		-0.0000	-0.0000	
AOI222X AOI222X		0000	0.0000   -0.0000	$0.0000 \\ -0.0000$	
ell Group AC		. 1			÷

Pin Name	Function
Y	(!A * !B) + (!C

Truth Table

Input		0	utput
A	B	C	Y
0	0	x	1
x	1	0	1
x	1	1	0
1	x	0	1
1	x	1	0

# Footprint :

Area
0.0000

	Leakage	(nW)						
Cell	Min	.	Avg	N	lax	+ 		
OAI12X1	0.00	)00	0.1347		0.2923	_+ 		
Capacitance						-+		
•	Pin Cap	(pf)				Max	Cap ( p	+ of)
Cell		A	В		С			+ Y
OAI12X1	0.00	005	0.0005		0.0005		0.005	0
y uys(ns) to Y ris	ing:							
					De	lay(ns)		
Cell	Timing	Arc(Dir)		first		mid		last
OAI12X1 OAI12X1		$A \rightarrow Y(FR)$ $B \rightarrow Y(FR)$	· ·	4.3268 4.2045		9.4647 8.8890		20.467 19.153
OAI12X1		$C \rightarrow Y(FR)$		1.8298		4.6148		11.289
Cell	Timing	Arc(Dir)	 	first	De	mid		last
Cell	Timing	Arc(Dir)		first		mid		last
OAI12X1 OAI12X1		$A \rightarrow Y(RF)$ $B \rightarrow Y(RF)$		3.1661 3.0477		7.0018		15.614 15.505
er rnal switching	power(pJ)	to Y risi	ng:					
				Power (p	J )		+	-
Cell	Input	fir	st	mid		las	t	
OAI12X1 OAI12X1	A A			0.0			000	
OAI12X1	B	0.0	0000	0.0		0.0	000   000	
OAI12X1 OAI12X1	B   C	0.0	)000   )001	0.0		0.0	000   001	
OAI12X1	C	0.0	0000	0.0	000	0.0	000	-
rnal switching	power(pJ)	to Y fal	ling:				4	_
				Power (p	J )		 +	
	Input	fir	st	mid		las	t	_
Cell		0.0	0000	$0.0 \\ 0.0$			000   001	
OAI12X1		1 0 0		0.0			001	
OAI12X1 OAI12X1 OAI12X1	A B	0.0	0000	0.0				
OAI12X1 OAI12X1 OAI12X1 OAI12X1	A   B   B	0.0	0000   0000	0.0	000	0.0	000	
OAI12X1 OAI12X1 OAI12X1	A B	0.0	0000		000   000	$0.0 \\ 0.0$		

## Passive Power

Hidden power(pJ) for A rising: Conditional

		Р	ower(pJ)	
Cell		first	mid	last
OAI12	X1	-0.0000	-0.0000	-0.0000
OAI12	X1	0.0000	0.0000	0.0000
OAI12	X1	-0.0000	-0.0000	-0.0000
OAI12	X1	0.0000	0.0000	0.0000
OAI12	X1	-0.0000	-0.0000 j	-0.0000
OAI12	X1	0.0000	0.0000	0.0000

#### Hidden power(pJ) for A falling: Conditional

	P	ower(pJ)	
Cell	first	mid	last
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000

## Hidden power(pJ) for B rising: Conditional

	1	Power(pJ)	
Cell	first	mid	last
OAI12X1	-0.0000	-0.0000	-0.0000
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000
OAI12X1	0.0000	0.0000	0.0000

## Hidden power(pJ) for B falling: Conditional

	I	Power(pJ)	
Cell	first	mid	last
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000
OAI12X1	0.0000	0.0000	0.0000
OAI12X1	-0.0000	-0.0000	-0.0000

			Р	ower(pJ)		 
Cell		first		mid	last	_+ 
OAI12 OAI12		$-0.0000 \\ 0.0000$		$-0.0000 \\ 0.0000$	$-0.0000 \\ 0.0000$	
lidden power(pJ) Conditional	for C	falling:				
			P	ower(pJ)	,	_+ 
Cell		first		mid	last	-+
OAI12 OAI12		$0.0000 \\ -0.0000$		$0.0000 \\ -0.0000$	$0.0000 \\ -0.0000$	
ND Cell Group O	OAI12X1					-+
	V1 f	. Tik	28 -	m alut P		Tame 25.00 Malt
Cell Group OAI22.	XI from	n Library	28 n	m_slvt, Pro	ocess corner	, Temp 25.00, Voltage
Function						
Pin Name				Function		<del>-</del>
Y						<b>+</b>
1					(!A * !B)	+ (!C * !D)
					(!A * !B)	+ (!C * !D)
fruth Table					(!A * !B)	+ (!C * !D)   +
Fruth Table Input	R			Output	(!A * !B)	+ (!C * !D)   +
Truth Table Input A	B	C	D	Y	(!A * !B)	+ (!C * !D)   +
Fruth Table Input A   0   x	0   1	x   0	x 0	Y   1   1	(!A * !B)	+ (!C * !D)   +
Truth Table Input A   0   x   x   x	0	x	x	Y   1	(!A * !B) + +	+ (!C * !D)   +
Truth Table           Input           A           0           x           x           x           1	0   1   1   1   x	x   0   x   1   0	x 0 1 x 0	Y   1   1   0   0   1	(!A * !B)	+ (!C * !D)   +
Truth Table           Input           A           0           x           x           x           1           1	0   1   1   1   1	x   0   x   1	x 0 1 x	Y                     1                     0                     0                     1           0         0           1         0	(!A * !B)	+ (!C * !D)   +
Truth Table Input A   0   x   x   x   x   1   1   1	0   1   1   1   x   x	x   0   x   1   0   x	x 0 1 x 0 1	Y                     1                     0                     0                     1           0         0           1         0	(!A * !B)	+ (!C * !D)   +
Truth Table Input A   0   x   x   x   x   1   1   1	0   1   1   1   x   x	x   0   x   1   0   x	x 0 1 x 0 1	Y                     1                     0                     0                     1           0         0           1         0	(!A * !B)	+ (!C * !D)   +
Truth Table         Input         A                 0                 x                 x                 1                 1                 Footprint :       Pootprint :	0   1   1   1   1   x   x   x   x	x   0   x   1   0   x   1	x 0 1 x 0 1	Y                     1                     0                     0                     1           0         0           1         0	(!A * !B)	+ (!C * !D)   +
Truth Table         Input         A                 0                 x                 x                 1                 1                 Footprint:       Cell         OAI222         Leakage	0   1   1   1   1   x   x   x   x	x   0   x   1   0   x   1   Area	x 0 1 x 0 1	Y                     1                     0                     0                     1           0         0           1         0	(!A * !B)	+ (!C * !D)   +
Truth Table         Input         A                 0                 x                 x                 1                 1                 Footprint:       Cell         OAI222         Leakage	0   1   1   1   x   x   x   X   X1	x   0   x   1   0   x   1   Area	x 0 1 x 0 1 x -+ -+ -+ -+	Y                     1                     0                     0                     1           0         0           1         0	(!A * !B)	+ (!C * !D)   +
Truth Table         Input         A                 0                 x                 x                 1                 1                 Footprint:       Cell         OAI222	0   1   1   1   x   x   x   X   X1	x   0   x   1   0   x   1   Area 0.0000	x 0 1 x 0 1 x -+ -+ -+ -+	Y                     1                     0                     0                     1           0         0           1         0	(!A * !B) + + + + + 	+ (!C * !D)   +
Truth Table           Input           A           0           x           x           1           1           1           2           Cell           OAI222           Leakage	0   1   1   1   X   X   X   L 	x   0   x   1   0   x   1   Area 0.0000	x 0 1 x 0 1 x -+ -+ -+ + 	Y   1   0   0   0   0	+ + + +	+ (!C * !D)   + +

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Pin C	<pre>cap(pf)</pre>		Max	Cap(pf)	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Cell	A   B	3   C	D	Y	
$\frac{  Delay(ns) }{Cell   Timing Arc(Dir)   first   mid   last}{OA122X1   A \rightarrow Y(FR)   5.1618   10.4630   21.6765 OA122X1   B \rightarrow Y(FR)   4.8598   10.4630   22.16765 OA122X1   B \rightarrow Y(FR)   4.8598   0.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.422X1   D \rightarrow Y(FR)   3.8395   8.0655   17.4312   0.422X1   B \rightarrow Y(FF)   3.8395   8.0655   17.4312   0.422X1   B \rightarrow Y(FF)   3.5473   7.6977   16.5947   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   A   0.0001   0.0001   0.0001   0.0000   0.4222X1   A   0.0001   0.0001   0.0001   0.0000   0.4222X1   B   0.0000   0.0000   0.0000   0.0000   0.4222X1   B   0.0000   0.0000   0.0000   0.0000   0.4222X1   B   0.0000   0.0000   0.0000   0.0000   0.4222X1   C   0.0000   0.0000   0.0000   0.0000   0.4222X1   C   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   B   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   B   0.0000   0.0000   0.0000   0.0000   0.02000   0.0222X1   C   0.0000   0.00000   0.00000   0.00000   0.00000   0.0222X1   C   0.0000   0.0000 $	OAI22X1   0.000	5   0.0005	0.0005	0.0005	0.0050	
$\frac{  Delay(ns) }{Cell   Timing Arc(Dir)   first   mid   last}{OA122X1   A \rightarrow Y(FR)   5.1618   10.4630   21.6765 OA122X1   B \rightarrow Y(FR)   4.8598   10.4630   22.16765 OA122X1   B \rightarrow Y(FR)   4.8598   0.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.4627   20.422X1   D \rightarrow Y(FR)   3.8395   8.0655   17.4312   0.422X1   B \rightarrow Y(FF)   3.8395   8.0655   17.4312   0.422X1   B \rightarrow Y(FF)   3.5473   7.6977   16.5947   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   D \rightarrow Y(FF)   3.2008   7.0563   15.6893   0.422X1   A   0.0001   0.0001   0.0001   0.0000   0.4222X1   A   0.0001   0.0001   0.0001   0.0000   0.4222X1   B   0.0000   0.0000   0.0000   0.0000   0.4222X1   B   0.0000   0.0000   0.0000   0.0000   0.4222X1   B   0.0000   0.0000   0.0000   0.0000   0.4222X1   C   0.0000   0.0000   0.0000   0.0000   0.4222X1   C   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0222X1   D   0.0000   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   B   0.0000   0.0000   0.0000   0.0000   0.0222X1   A   0.0000   0.0000   0.0000   0.0000   0.0222X1   B   0.0000   0.0000   0.0000   0.0000   0.02000   0.0222X1   C   0.0000   0.00000   0.00000   0.00000   0.00000   0.0222X1   C   0.0000   0.0000 $	у				т	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		ing ·				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			· · · · · · · · · · · · · · · · · · ·		Delay (ns)	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Cell	Timing	Arc(Dir)	first	mid	last
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OAI22X1		A->Y(FR)	5.1618	10.4630	21.6769
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	UAI22XI		$D \rightarrow I(FK)$	4.1189	9.3270	20.4627
Cell       Timing Arc(Dir)       first       mid       last         OAI22X1       A=>Y(RF) $3.8395$ $8.0655$ $17.4312$ OAI22X1       B=>Y(RF) $3.8395$ $8.0655$ $17.4312$ OAI22X1       C=>Y(RF) $2.818$ $6.6916$ $15.2313$ OAI22X1       D=>Y(RF) $3.2008$ $7.0563$ $15.6893$ oAI22X1       D=>Y(RF) $3.2008$ $7.0563$ $15.6893$ mal switching power(pJ) to Y rising:	ys(ns) to Y fal	ling:				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					Delay(ns)	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Cell	Timing	Arc(Dir)	first	mid	last
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
Imal switching power(pJ) to Y rising:       Power(pJ)         Cell       Input       first       mid       last         OAI22X1       A       0.0001       0.0001       0.0001         OAI22X1       A       0.0000       0.0000       0.0000         OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       D       0.0001       0.0000       0.0000         OAI22X1       D       0.0000       0.0000       0.0000         OAI22X1       D       0.0000       0.0000       0.0000         OAI22X1       A       0.0000       0.0000       0.0000         OAI22X1       A       0.0001       0.0001       0.0001         OAI22X1       A       0.0001       0.0001       0.0001         OAI22X1       A       0.0001 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	rnal switching	power(pJ)	to Y rising:	Domos ( 7 I )		-+
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	rnal switching					-+   -+
OAI22X1       B       0.0001       0.0001       0.0001         OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       D       0.0001       0.0001       0.0000         OAI22X1       D       0.0000       0.0000       0.0000         OAI22X1       D       0.0000       0.0000       0.0000         OAI22X1       D       0.0000       0.0000       0.0000         OAI22X1       A       0.0000       0.0000       0.0000         OAI22X1       A       0.0000       0.0000       0.0000         OAI22X1       A       0.0000       0.0000       0.0000         OAI22X1       B       0.0001       0.0001       0.0001         OAI22X1       B       0.0001       0.0000       0.0000         OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1	rnal switching Cell	Input	   first	mid		-+   -+ 
OAI22X1         C         0.0000         0.0000         0.0000           OAI22X1         C         0.0000         0.0000         0.0000           OAI22X1         D         0.0001         0.0001         0.0000           OAI22X1         D         0.0000         0.0000         0.0000           OAI22X1         D         0.0000         0.0000         0.0000           OAI22X1         D         0.0000         0.0000         0.0000           oral switching power(pJ) to Y falling:               Cell         Input         first         mid         last            OAI22X1         A         0.0000         0.0000         0.0000            OAI22X1         A         0.0000         0.0000         0.0000            OAI22X1         B         0.0001         0.0001         0.0001            OAI22X1         B         0.0001         0.0000         0.0000            OAI22X1         C         0.0000         0.0000         0.0000            OAI22X1         C         0.0001         0.0000         0.0000	rnal switching Cell OAI22X1	Input	   first   0.0001	mid   0.0001	0.0001	-+   -+   -+
OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       D       0.0001       0.0001       0.0000         OAI22X1       D       0.0000       0.0000       0.0000         ornal switching power(pJ) to Y falling:	cell OAI22X1 OAI22X1	Input   A   A	   first   0.0001   0.0000	mid   0.0001   0.0000	0.0001	-+   -+   -+
OAI22X1       D       0.0001       0.0001       0.0001       0.0000         OAI22X1       D       0.0000       0.0000       0.0000       0.0000         rnal switching power(pJ) to Y falling:             Cell       Input       first       mid       last          OAI22X1       A       0.0000       0.0000       0.0000          OAI22X1       A       0.0000       0.0000       0.0000          OAI22X1       A       0.0001       0.0000       0.0000          OAI22X1       B       0.0001       0.0000       0.0000          OAI22X1       B       0.0001       0.0000       0.0000          OAI22X1       C       0.0000       0.0000       0.0000          OAI22X1       C       0.0001       0.0000       0.0000          OAI22X1       C       0.0001       0.0000       0.0000          OAI22X1       D       0.0000       0.0000       0.0000	cell OAI22X1 OAI22X1 OAI22X1	Input   A   A   B	   first   0.0001   0.0000   0.0001	mid   0.0001   0.0000   0.0001	0.0001 0.0000 0.0001	-+   -+   
OAI22X1       D       0.0000       0.0000       0.0000         tral switching power(pJ) to Y falling:       +         Cell       Input       first       mid       last         OAI22X1       A       0.0000       0.0000       0.0000         OAI22X1       A       0.0000       0.0000       0.0000         OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       B       0.0001       0.0000       0.0000         OAI22X1       B       0.0001       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0001       0.0000       0.0000         OAI22X1       C       0.0001       0.0000       0.0000         OAI22X1       D       0.0000       0.0000       0.0000	Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C	   first   0.0001   0.0000   0.0001   0.0000   0.0000	mid   0.0001   0.0000   0.0001   0.0000   0.0000	0.0001   0.0000   0.0001   0.0000   0.0000	-+  - +  -+  -  -
Cell         Input         first         mid         last           OAI22X1         A         0.0000         0.0000         0.0000           OAI22X1         A         0.0001         0.0001         0.0001           OAI22X1         A         0.0000         0.0000         0.0001           OAI22X1         B         0.0000         0.0000         0.0001           OAI22X1         B         0.0001         0.0001         0.0001           OAI22X1         C         0.0000         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         D         0.0000         0.0000         0.0000	Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C	   first   0.0001   0.0000   0.0001   0.0000   0.0000   0.0000	mid   0.0001   0.0000   0.0001   0.0000   0.0000   0.0000	0.0001   0.0000   0.0001   0.0000   0.0000   0.0000	-+  -  -+  -  -  -
Cell         Input         first         mid         last           OAI22X1         A         0.0000         0.0000         0.0000           OAI22X1         A         0.0001         0.0001         0.0001           OAI22X1         A         0.0000         0.0001         0.0001           OAI22X1         B         0.0000         0.0000         0.0000           OAI22X1         B         0.0001         0.0001         0.0001           OAI22X1         C         0.0000         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         D         0.0000         0.0000         0.0000	Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C   D	   first   0.0001   0.0000   0.0001   0.0000   0.0000   0.0001	mid   0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0001	0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000	-+   -+         
Cell         Input         first         mid         last           OAI22X1         A         0.0000         0.0000         0.0000           OAI22X1         A         0.0001         0.0001         0.0001           OAI22X1         A         0.0000         0.0001         0.0001           OAI22X1         B         0.0000         0.0000         0.0000           OAI22X1         B         0.0001         0.0001         0.0001           OAI22X1         C         0.0000         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         D         0.0000         0.0000         0.0000	Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C   D   D	   first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0001   0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000	-+  -  -  -  -  -  -  -  -  -  -  -
OAI22X1         A         0.0000         0.0000         0.0000           OAI22X1         A         0.0001         0.0001         0.0001           OAI22X1         B         0.0000         0.0000         0.0000           OAI22X1         B         0.0000         0.0000         0.0000           OAI22X1         B         0.0001         0.0001         0.0000           OAI22X1         C         0.0000         0.0000         0.0000           OAI22X1         C         0.0001         0.0000         0.0000           OAI22X1         D         0.0000         0.0000         0.0000	Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C   D   D	   first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0001   0.0000	mid   0.0001   0.0000   0.0001   0.0000   0.0000   0.0001   0.0000   0.0000	0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000	-+ -+ -+ + + 
OAI22X1       A       0.0001       0.0001       0.0001         OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       B       0.0001       0.0001       0.0001         OAI22X1       B       0.0001       0.0001       0.0001         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0001       0.0000       0.0000         OAI22X1       C       0.0001       0.0000       0.0000         OAI22X1       D       0.0000       0.0000       0.0000	rnal switching Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C   C   D   D	   first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000 to Y falling 	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000	-+ -+ -+  -+  -+  +  +
OAI22X1       B       0.0000       0.0000       0.0000         OAI22X1       B       0.0001       0.0001       0.0001         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       C       0.0001       0.0000       0.0000         OAI22X1       C       0.0000       0.0000       0.0000         OAI22X1       D       0.0000       0.0000       0.0000	rnal switching Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   C   C   C   D   D power(pJ)	   first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000 to Y falling     first	mid   0.0001   0.00000   0.00000   0.00000   0.00000   0.00000   0.00000   0.00000   0.00000   0.000000   0.00000   0.00000   0.00000   0.00000   0.00000   0.00000000   0.000000   0.000000   0.000000000   0.0000000   0.0000000000	0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000	-+ + + + + + + +
OAI22X1         C         0.0000	rnal switching Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 Cell Cell OAI22X1	Input   A   A   B   C   C   D   D power(pJ)   Input   A	   first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000 to Y falling     first   0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   mid   0.0000	0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-+ + + + + +
OAI22X1         C         0.0001         0.00000 <td>rnal switching Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1</td> <td>  Input   A   A   B   B   C   C   D   D   D   D   D   Input   A   A   B</td> <td>    first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000 to Y falling     first   0.0000   0.0000   0.0000</td> <td>  mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   mid   0.0000   0.0001   0.0000</td> <td>  0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000</td> <td>-+ + + + + + +</td>	rnal switching Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C   D   D   D   D   D   Input   A   A   B	   first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000 to Y falling     first   0.0000   0.0000   0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   mid   0.0000   0.0001   0.0000	0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-+ + + + + + +
OAI22X1   D   0.0000   0.0000   0.0000	rnal switching Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C   D   D   D   D   D   Input   A   A   B   B	   first   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000 to Y falling     first   0.0000   0.0000   0.0000   0.0000   0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-+ 
	rnal switching Cell OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1 OAI22X1	Input   A   A   B   B   C   C   D   D   D   D   D   D   A   A   A   A   B   B   C	first                 first                 0.0001         0.0000       0.0000         0.0000       0.0000         0.0000       0.0000         0.0000       0.0000         to       Y         first                         first                 0.0000                 0.0000                 0.0000                 0.0000                 0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   mid   0.0000   0.0001   0.0000   0.0001   0.0000	0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-+ -+ -+  -+  -+  + -+ -+ -+ -+  +  +  +  +  +  +  +  +  +  +  + 
+ + +	rnal switching Cell OAI22X1	Input   A   A   B   C   C   C   D D   D   D   D   D   A   A   B   A   B   A   C   C   C   C   C   C   C   C   C   C	first                 first                 0.0001         0.0000       0.0000         0.0000       0.0000         0.0000       0.0000         0.0000       0.0000         i       0.0000         i       0.0000         i       0.0000         i       first                 0.0000         0.0000       0.0001         0.0000       0.0001         0.0000       0.0001	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-+ -+ -+  -+  -+  + -+ -+ -+ -+  +  +  +  +  +  -+  
+	rnal switching Cell OAI22X1	Input   A   A   B   B   C   C   D   D   D   D   D   D   D   A   A   B   A   B   C   C   D   D   D   D   D   D   D   D   D   D	first                     first                     0.0001           0.0000         0.0001           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           i         0.0000           i         0.0000           i         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000	0.0001 0.0000	-+ + + + + + + + 
	rnal switching Cell OAI22X1	Input   A   A   B   B   C   C   D   D   D   D   D   D   D   A   A   B   A   B   C   C   D   D   D   D   D   D   D   D   D   D	first                     first                     0.0001           0.0000         0.0001           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           i         0.0000           i         0.0000           i         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000	0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-+ + + 
	rnal switching Cell OAI22X1	Input   A   A   B   B   C   C   D   D   D   D   D   D   D   A   A   B   A   B   C   C   D   D   D   D   D   D   D   D   D   D	first                     first                     0.0001           0.0000         0.0001           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           i         0.0000           i         0.0000           i         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000           0.0000         0.0000	mid   0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0001   0.0000   0.0001   0.0000   0.0000   0.0000   0.0000	0.0001   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000   0.0000	-+ -+ + + + + +

			Power(pJ)	
Cell		first	mid	last
OAI222	X1	-0.0000	-0.0000	-0.000
OAI222	X1	0.0000	0.0000	0.000
OAI222	X1	-0.0000	-0.0000	-0.000
OAI222	X1	0.0000	0.0000	0.000
OAI222	X1	-0.0000	-0.0000	-0.000
OAI222	X1	0.0000	0.0000	0.000
OAI222	X1	-0.0000	-0.0000	-0.000
OAI222	X1	0.0000	0.0000	0.000
len power(pJ) ditional	for A		Power(pJ)	

		Power(pJ)	
Cell	first	mid	last
OAI22X1	0.0000	0.0000	0.0000
OAI22X1	-0.0000	-0.0000	-0.0000
OAI22X1	0.0000	0.0000	0.0000
OAI22X1	-0.0000	-0.0000	-0.0000
OAI22X1	0.0000	0.0000	0.0000
OAI22X1	-0.0000	-0.0000	-0.0000
OAI22X1	0.0000	0.0000	0.0000
OAI22X1	-0.0000	-0.0000	-0.0000

# Hidden power(pJ) for B rising: Conditional

+

		Power(pJ)	
Cell	first	mid	last
OAI22X1	-0.0000	-0.0000	-0.0000
OAI22X1	0.0000	0.0000	0.0000
OAI22X1	-0.0000	-0.0000	-0.0000
OAI22X1	0.0000	0.0000	0.0000
OAI22X1	-0.0000	-0.0000	-0.0000
OAI22X1	0.0000	0.0000	0.0000
OAI22X1	-0.0000	-0.0000	-0.0000
OAI22X1	0.0000	0.0000	0.0000

# Hidden power(pJ) for B falling: Conditional

		F	Power(pJ)	
Cell		first	mid	last
OAI222	X1	0.0000	0.0000	0.0000
OAI222	X1	-0.0000	-0.0000	-0.0000
OAI222	X1	0.0000	0.0000	0.0000
OAI222	X1	-0.0000	-0.0000	-0.0000
OAI222	X1	0.0000	0.0000	0.0000
OAI222	X1	-0.0000	-0.0000	-0.0000
OAI222	X1	0.0000	0.0000	0.0000
OAI222	X1	-0.0000	-0.0000	-0.0000

			Power(pJ)	
Cell		first	mid	last
OAI22	2X1	-0.0000	-0.0000	-0.000
OAI22	2X1	0.0000	0.0000	0.000
OAI22	2X1	-0.0000	-0.0000	-0.000
OAI22	2X1	0.0000	0.0000	0.000
OAI22	2X1	-0.0000	-0.0000	-0.000
OAI22	2X1	0.0000	0.0000	0.000
OAI22	2X1	-0.0000	-0.0000	-0.000
OAI22	2X1	0.0000	0.0000	0.000

#### Hidden power(pJ) for C falling: Conditional

		Power(pJ)	
Cell	first	mid	last
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000

+

#### Hidden power(pJ) for D rising: Conditional

+

		Power ( pJ	)
Cell	first	mid	last
OAI22X1	-0.00	000   -0.00	00   -0.000
OAI22X1	0.00	00 0.00	00 0.000
OAI22X1	-0.00	000   -0.00	00 0 -0.000
OAI22X1	0.00	00 0.00	00 0.000
OAI22X1	-0.00	000   -0.00	00 0.000
OAI22X1	0.00	00 0.00	00 0.000
OAI22X1	-0.00	000 000 -0.00	00 -0.000
OAI22X1	0.00	00 0.00	00 0.000

## Hidden power(pJ) for D falling: Conditional

Power(pJ)			
Cell	first	mid	last
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000
OAI22X1	0.0000	0.0000	0.000
OAI22X1	-0.0000	-0.0000	-0.000

END Cell Group OAI22X1

Pin Name	Fu	inction		<b>+</b> 
Y		(!A * !B	) + (!C) + (!D	+ )
ath Table				+
Input	(	utput		
A   B	C   D	Y		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	x     x     x       0     x     1       1     0     1       1     1     1       0     x     1       1     0     1       1     1     1			
otprint :				
Cell	Area			
OAI211X1	0.0000			
akage				
L	eakage (nW)		+ 	
Cell	Min   Av	g   Max	+ 	
OAI211X1	0.0000   0	.1134   0.44	457   +	
a Capacitance				
Pin C	ap(pf)	M	ax Cap(pf)	
Cell	A   B	C   D	Y	
OAI211X1   0.0005	5   0.0005   0.00	05   0.0006   0	.0050	
lay			Ŧ	
lays(ns) to Y rising	:			
			Delay(ns)	+
Cell	Timing Arc(Dir)	first	mid	last
OAI211X1   OAI211X1	$A \rightarrow Y(FR)$ $B \rightarrow V(FR)$	5.0530	10.2942   9.5261	21.3510
OAI211X1   OAI211X1   OAI211X1	B->Y(FR) C->Y(FR) D->Y(FR)	4.7481 1.6382 1.6031	4.3700   4.3440	19.8006   10.9295   10.9631
Q111211111	D > I(IK)	1.0051		+

			Delay(ns)	
Cell	Timing Arc(Dir)	first	mid	last
OAI211X1	A->Y(RF)	5.7734	11.6137	23.9734
OAI211X1	$B \rightarrow Y(RF)$	5.2936	11.0401	23.2420
OAI211X1	$C \rightarrow Y(RF)$	5.4448	11.0183	22.9878
OAI211X1	$D \rightarrow Y(RF)$	5.0535	10.3382	21.6955

Power

Internal	switching	power(pJ)	to	Υ	rising :
----------	-----------	-----------	----	---	----------

		I	Power(pJ)	
Cell	Input	first	mid	last
OAI211X1	A	0.0001	0.0001	0.0001
OAI211X1	A	0.0000	0.0000	0.0000
OAI211X1	B B	0.0001	0.0001	0.0001
OAI211X1	B B	0.0000	0.0000	0.0000
OAI211X1	C C	0.0000	0.0000	0.0000
OAI211X1	i C i	0.0000	0.0000	0.0000
OAI211X1	D	0.0000	0.0000	0.0000
OAI211X1	D	0.0000	0.0000	0.0000

Internal switching power(pJ) to Y falling:

		I	Power(pJ)	
Cell	Input	first	mid	last
OAI211X1	A	0.0000	0.0000	0.0000
OAI211X1	A	0.0001	0.0001	0.0001
OAI211X1	B	0.0000	0.0000	0.0000
OAI211X1	B	0.0001	0.0001	0.000
OAI211X1	C C	0.0000	0.0000	0.0000
OAI211X1	C	0.0001	0.0001	0.0001
OAI211X1	D	0.0000	0.0000	0.0000
OAI211X1	D	0.0001	0.0001	0.0001

\_\_\_\_\_

Passive Power

+

Hidden power(pJ) for A rising: Conditional

	I	Power(pJ)	
Cell	first	mid	last
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000

			Power(pJ)	
Cell		first	mid	last
OAI211X1		0.0000	0.0000	0.00
OAI211X1	i	-0.0000	-0.0000	-0.0
OAI211X1	i	0.0000	0.0000	0.0
OAI211X1	i	-0.0000	-0.0000	-0.0
OAI211X1	i	0.0000	0.0000	0.00
OAI211X1	i	-0.0000	-0.0000	-0.0
OAI211X1	i	0.0000	0.0000	0.0
OAI211X1	i	-0.0000	-0.0000	-0.0
OAI211X1	i	0.0000	0.0000	0.0
OAI211X1	i	-0.0000	-0.0000	-0.0
OAI211X1	i	0.0000	0.0000	0.00
OAI211X1	i	-0.0000	-0.0000	-0.0

Hidden power(pJ) for B rising: Conditional

+

		Power(pJ)	
Cell	first	mid	last
OAI211X1	-0.0000	-0.0000	0.000
OAI211X1	0.0000	0.0000	0.000
OAI211X1	-0.0000	-0.0000	-0.000
OAI211X1	0.0000	0.0000	0.000
OAI211X1	-0.0000	-0.0000	-0.000
OAI211X1	0.0000	0.0000	0.000
OAI211X1	-0.0000	-0.0000	-0.000
OAI211X1	0.0000	0.0000	0.000
OAI211X1	-0.0000	-0.0000	-0.000
OAI211X1	0.0000	0.0000	0.000
OAI211X1	-0.0000	-0.0000	-0.000
OAI211X1	0.0000	0.0000	0.000
OAI211X1	-0.0000	-0.0000	-0.000
OAI211X1	0.0000	0.0000	0.000

#### Hidden power(pJ) for B falling: Conditional

	P	ower(pJ)	
Cell	first	mid	last
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000
OAI211X1	0.0000	0.0000	0.0000
OAI211X1	-0.0000	-0.0000	-0.0000

			Power(pJ)	
Cell		first	mid	last
OAI21	IX1	-0.0000	-0.0000	-0.0000
OAI211	IX1	0.0000	0.0000	0.0000
OAI211	IX1	-0.0000	-0.0000	-0.0000
OAI211		0.0000	0.0000	0.0000
OAI21		-0.0000	-0.0000	-0.0000
OAI211		0.0000	0.0000	0.0000
OAI211		-0.0000	-0.0000	-0.0000
OAI211		0.0000	0.0000	0.0000
len power(pJ) ditional	) for C	falling:		
			Power(pJ)	
Cell		first	mid	last
OAI211			0.0000	
OAI211 OAI211		$0.0000 \mid -0.0000 \mid$	$0.0000 \mid -0.0000 \mid$	0.0000 - 0.0000
OAI211 OAI211		0.0000	0.0000	0.0000
OAI211 OAI211		-0.0000	-0.0000	-0.0000
OAI211 OAI211		0.0000	0.0000	0.0000
OAI211 OAI211		-0.0000	-0.0000	-0.0000
OAI211		0.0000	0.0000	0.0000
OAI211		-0.0000	-0.0000	-0.0000
	) for F			
len power(pJ) ditional	) for E	) rising:		
	) for E 	) rising:	Power(pJ)	
	) for D	) rising: first	Power(pJ) mid	last
litional				
Cell	    X1	first	mid	-0.0000
ditional Cell OAI211	    X1    X1	first   -0.0000	mid   -0.0000	-0.0000
Cell OAI211 OAI211	    X1    X1    X1	first   -0.0000   0.0000	mid   -0.0000   0.0000	-0.0000 0.0000 -0.0000
Cell OAI211 OAI211 OAI211 OAI211	    X1    X1    X1    X1	first   -0.0000   0.0000   -0.0000	mid   -0.0000   0.0000   -0.0000	-0.0000 0.0000 -0.0000 0.0000
ditional Cell OAI211 OAI211 OAI211 OAI211 OAI211	    X1    X1    X1    X1    X1	first   -0.0000   0.0000   -0.0000   0.0000	mid   -0.0000   0.0000   -0.0000   0.0000	-0.0000 0.0000 -0.0000 0.0000 -0.0000
ditional Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211	  X1    X1    X1    X1    X1    X1    X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   -0.0000	last -0.0000 -0.0000 -0.0000 -0.0000 0.0000
Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 en power(pJ	  X1    X1    X1    X1    X1    X1    X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000	mid   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000	-0.0000 0.0000 -0.0000 0.0000 -0.0000
Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 ditional	  X1    X1    X1    X1    X1    X1    X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000   0 falling :	mid   -0.0000   0.0000   -0.0000   0.0000   0.0000   Power(pJ)	-0.0000 0.0000 -0.0000 -0.0000 0.0000
Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 en power(pJ ditional	  X1     X1     X1     X1     X1     X1     X1   X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000   0 falling: first	mid             -0.0000             0.0000             -0.0000             0.0000             0.0000             Power(pJ)     mid	-0.0000 0.0000 -0.0000 -0.0000 0.0000 last
ditional Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 ditional Cell OAI211	  X1    X1    X1    X1    X1    X1   ) for E      X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   0 falling: first   0.0000	mid             -0.0000             0.0000             -0.0000             0.0000             0.0000             Power(pJ)     mid       mid	-0.0000 0.0000 -0.0000 -0.0000 0.0000 1ast
ditional Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 ditional Cell OAI211 OAI211	  X1    X1    X1    X1    X1    X1      X1    X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0 falling: first   0.0000   -0.0000   -0.0000	mid             -0.0000             0.0000             -0.0000             0.0000             0.0000             Power(pJ)     mid       mid             0.0000	-0.000 0.0000 -0.0000 -0.0000 0.0000 1ast 0.0000 -0.0000
ditional Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211	  X1    X1    X1    X1    X1    X1      X1    X1    X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0 falling: first   0.0000   -0.0000   -0.0000   0.0000	mid             -0.0000             0.0000             -0.0000             -0.0000             0.0000             Power(pJ)     mid       mid             0.0000	-0.0000 0.0000 -0.0000 0.0000 0.0000 1ast 0.0000 -0.0000 0.0000
ditional Cell OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 OAI211 Cell OAI211 OAI211	  X1    X1    X1    X1    X1    X1      X1    X1    X1    X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0 falling: first   0.0000   -0.0000   -0.0000	mid             -0.0000             0.0000             -0.0000             0.0000             0.0000             Power(pJ)     mid       mid             0.0000	-0.000 0.0000 -0.0000 -0.0000 0.0000 1ast 0.0000 -0.0000

nction								
in Name			Fu	nction			ļ	
Y			(!A	* !B) +	(!C * !D)	) + (!E *	· !F)	
th Table							·	
nput					(	+ Output		
A	B	C	D	E	F	Y		
0   x	0   1	x   0	x   0	x   x	x   x	1   1		
x		x	$\begin{array}{c c} 1 \\ 1 \\ 1 \end{array}$	0				
X   X	1	X X	1	x   1	x	0		
X X X	1   1	1   1	x x	0   x	$\begin{array}{c c} 0 \\ 1 \end{array}$	1   0		
x	1	1	x	1	x	0		
1   1	X X	0   x	0   1	x   0	x   0	1   1		
$\begin{array}{c c} 1 &   \\ 1 &   \end{array}$	x   x	X   X	1   1	x   1	1   x	0   0		
1	x	1	x	0	0	1		
$\begin{array}{c c}1 \\ 1\end{array}$	x   x	$\begin{array}{c c} 1 &   \\ 1 &   \end{array}$	x   x	x   1	1   x	0   0		
OAI22		0.0000	+			+		
C 11	L	eakage (nW				 #		
Cell		Min	Avg		Max	 +		
OAI22	2X1	0.0000	0   0.	1825	0.4345	)   +		
Capacitance								+
	Cap(pf						Max Ca	+
	A	B	C	D	E	F	3	
DAI222X1   0.00		.0005   (	0.0005   0		0.0005	0.0005	0.0050	, I +
ay								
ays(ns) to Y	rising	:						
····					D	elay(ns)		+
Cell		Timing A	rc(Dir)	first	t	mid	1	ast
OAI22			$\rightarrow Y(FR)$	6.97		12.4087		3.8048
OAI22 OAI22			B→>Y(FR)   C→>Y(FR)	6.86 6.35		11.8214 11.6994		2.4230   2.9715
OAI22	2X1	Ι	$\rightarrow Y(FR)$	6.18	397	11.0672	2	1.5634
OAI22	2X1	Ŀ	$E \rightarrow Y(FR)$	5.31 5.18	91	10.5870 9.9936		1.7816   ).4215

				Delay(ns)	
Cell	Timing	Arc(Dir)	first	mid	last
OAI222X1		A->Y(RF)	8.9804	15.0563	28.0175
OAI222X1	i	$B \rightarrow Y(RF)$	8.5959	14.6552	27.5964
OAI222X1	i	$C \rightarrow Y(RF)$	8.5230	14.3216	26.7890
OAI222X1	i	$D \rightarrow Y(RF)$	8.1333	13.9106	26.3514
OAI222X1	i	$E \rightarrow Y(RF)$	6.9305	12.4495	24.1914
OAI222X1	i	$F \rightarrow Y(RF)$	6.5983	12.0977	23.8122

Power

		I	Power(pJ)	
Cell	Input	first	mid	last
OAI222X1	A	0.0001	0.0001	0.0001
OAI222X1	A	0.0000	0.0000	0.0000
OAI222X1	B	0.0001	0.0001	0.0001
OAI222X1	B	0.0000	0.0000	0.0000
OAI222X1	C C	0.0001	0.0001	0.0001
OAI222X1	C C	0.0000	0.0000	0.0000
OAI222X1	D	0.0001	0.0001	0.0001
OAI222X1	D	0.0000	0.0000	0.0000
OAI222X1	E E	0.0001	0.0001	0.0001
OAI222X1	E E	0.0000	0.0000	0.0000
OAI222X1	F F	0.0001	0.0001	0.0001
OAI222X1	F	0.0000	0.0000	0.0000

#### Internal switching power(pJ) to Y falling:

		F	ower(pJ)	
Cell	Input	first	mid	last
OAI222X1	A	0.0000	0.0000	0.0000
OAI222X1	A	0.0001	0.0001	0.0001
OAI222X1	В	0.0000	0.0000	0.0000
OAI222X1	B	0.0001	0.0001	0.0001
OAI222X1	C	0.0000	0.0000	0.0000
OAI222X1	C	0.0001	0.0001	0.0001
OAI222X1	D	0.0000	0.0000	0.0000
OAI222X1	D	0.0001	0.0001	0.0001
OAI222X1	Εİ	0.0000	0.0000	0.0000
OAI222X1	Εİ	0.0001	0.0001	0.0001
OAI222X1	F	0.0000	0.0000	0.0000
OAI222X1	F	0.0001	0.0001	0.0001

#### Passive Power

+

Hidden power(pJ) for A rising: Conditional

	1	Power(pJ)	
Cell	first	mid	last
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000

OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000

Hidden power(pJ) for A falling: Conditional

	F	Power(pJ)	
Cell	first	mid	last
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00
OAI222X1	0.0000	0.0000	0.00
OAI222X1	-0.0000	-0.0000	-0.00

Hidden power(pJ) for B rising: Conditional

+

Power(pJ)				
Cell	first	mid	last	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	

OAI222X1   OAI222X1	$0.0000 \mid -0.0000 \mid$	$0.0000 \mid -0.0000 \mid$	$0.0000 \mid -0.0000 \mid$
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1 OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
power(pJ) for ] onal	B falling:		ſ
 	1	Power(pJ)	+
 Cell	first	mid	last
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1   OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1   OAI222X1	$0.0000 \mid -0.0000 \mid$	0.0000   -0.0000	$0.0000 \mid -0.0000 \mid$
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
 OAI222X1	-0.0000	-0.0000	-0.0000
power(pJ) for (	C rising:		+
 		Power(pJ)	+
			+
 Cell	first	mid	last
Cell   OAI222X1		mid   -0.0000	1 a s t   -0.0000
 ·	first		+
 OAI222X1	first   -0.0000	-0.0000	-0.0000
 OAI222X1   OAI222X1	first   -0.0000   0.0000	-0.0000   0.0000	-0.0000   0.0000
 OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \end{array}$	-0.0000   0.0000   -0.0000
 OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$	-0.0000   0.0000   -0.0000   0.0000
 OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000	-0.0000   0.0000   -0.0000   0.0000   -0.0000	-0.0000   0.0000   -0.0000   0.0000   -0.0000
OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	-0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000	-0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
 OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1   OAI222X1	first           -0.0000           0.0000           -0.0000           -0.0000           0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           0.0000           -0.0000           0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000

## Hidden power(pJ) for C falling: Conditional

Power(pJ)				
Cell	first	mid	last	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.000	
OAI222X1	0.0000	0.0000	0.000	
OAI222X1	-0.0000	-0.0000	-0.000	
OAI222X1	0.0000	0.0000	0.000	
OAI222X1	-0.0000	-0.0000	-0.000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	

## Hidden power(pJ) for D rising: Conditional

+

Power(pJ)				
Cell	first	mid	last	
OAI222X1	-0.0000	-0.0000	-0.000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	
OAI222X1	0.0000	0.0000	0.0000	
OAI222X1	-0.0000	-0.0000	-0.0000	

OAI222X1	0.0000	0.0000	0.0000
OAI222X1   OAI222X1	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
power(pJ) for l tional	D falling:		<b>-</b>
		Power(pJ)	+
Cell	first	mid	last
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1   OAI222X1	0.0000	0.0000	0.0000
OAI222X1 OAI222X1	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $	$ \begin{array}{c c} -0.0000 \\ 0.0000 \end{array} $
OAI222X1 OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1 OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
power(pJ) for 1	E rising:		+
tional		Power(pJ)	+
Cell	first	mid	last
Cell   OAI222X1		mid   -0.0000	last   -0.0000
	first		+
OAI222X1	first   -0.0000	-0.0000	-0.0000
OAI222X1   OAI222X1	first   -0.0000   0.0000	-0.0000   0.0000	-0.0000   0.0000
OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \end{array}$	-0.0000   0.0000   -0.0000
OAI222X1   OAI222X1   OAI222X1   OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$	-0.0000   0.0000   -0.0000   0.0000
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000	-0.0000   0.0000   -0.0000   0.0000   -0.0000	-0.0000   0.0000   -0.0000   0.0000   -0.0000
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c} -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \\ -0.0000 &   \\ 0.0000 &   \end{array}$
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   0.0000   -0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000   -0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first   -0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000   -0.0000   0.0000   -0.0000   0.0000   0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1 OAI222X1	first           -0.0000           0.0000           -0.0000           -0.0000           0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           -0.0000           0.0000           -0.0000           0.0000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

(	DAI222X1	0.0000	0.0000	0.0000
(	DAI222X1	-0.0000	-0.0000	-0.0000
(	DAI222X1	0.0000	0.0000	0.0000
(	DAI222X1	-0.0000	-0.0000	-0.0000
(	DAI222X1	0.0000	0.0000	0.0000
(	DAI222X1	-0.0000	-0.0000	-0.0000
(	DAI222X1	0.0000	0.0000	0.0000
(	DAI222X1	-0.0000	-0.0000	-0.0000
(	DAI222X1	0.0000	0.0000	0.0000

Hidden	power(pJ)	for	Е	falling :
Condit	ional			

+

+

		Power(pJ)	
Cell	first	mid	last
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000
OAI222X1	0.0000	0.0000	0.0000
OAI222X1	-0.0000	-0.0000	-0.0000

## Hidden power(pJ) for F rising: Conditional

	]	Power(pJ)	
Cell	first	mid	last
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000
OAI222X1	0.0000	0.0000	0.000
OAI222X1	-0.0000	-0.0000	-0.000

				-+	
		Power(pJ)		 +	
Cell	first	mid	last		
OAI222X	1   0.000				
OAI222X	1   -0.000	00   -0.000	0   -0.0000		
OAI222X	1		1		
OAI222X			1		
OAI222X					
OAI222X					
OAI222X	1		1		
OAI222X	1		1		
OAI222X			1		
OAI222X	1		1		
OAI222X OAI222X					
OAI222X	1		1		
OAI222X	1				
OAI222X	1		1		
OAI222X	1				
OAI222X	1		1		
OAI222X					
OAI222X	1		1		
OAI222X	1 -0.000	-0.000		İ	
OAI222X	0.000	0.000 0.000	0 0.0000		
OAI222X					
OAI222X					
OAI222X	1   -0.000	00   -0.000	0   -0.0000		

Pin Name			Func	tion
Y				(A * !SEL) + (B * SE
uth Table				
Input		01	utput	
A	B	SEL	Y	
0   0   x   1   1	0   1   1   x   0	x   0   1   0   1	0   0   1   1   0	
ootprint:			·	
Cell		Area	+ 	
М	UX2X1	0.0000	+	

		Leakage (nW)	)							
Cell		Min		Avg		Max		-+		
MUX	X2X1	0.0000		0.7921		0.8	3997	+   +		
Capacitance										
		Pin Cap(pf)	)					M	ax Cap(	pf)
Cell		Α		В			SEL	,		Y   +
MUX	X2X1	0.0006		0.0005		0.0	0012		0.00	50
uy uys(ns) to Y	risin	σ.								
ditional					Delas	(ns)			-+ 	
Cell	Timir	ng Arc(Dir)		first	mid	(IIS)	1.0	st	 _+   when	
MUX2X1	1 1 111 1 I	$A \rightarrow Y(RR)$	 	11.8933	14.46	 303		5722	-+	
MUX2X1		$B \rightarrow Y(RR)$	ļ	12.2867	15.17	31	21.	7196	-	
MUX2X1   MUX2X1		$SEL \rightarrow Y(RR)$ SEL $\rightarrow Y(FR)$		12.1899 14.6077	14.72			8322 1094	(!A *  (A *	
MUX2X1   MUX2X1   MUX2X1   MUX2X1		A->Y(FF) B->Y(FF) SEL->Y(FF) SEL->Y(RF)		13.4804   13.2450   13.0747   15.6524	16.50 16.24 16.08 18.76	00   342	22. 22.	7898 5410 3567 1587	-  -  (!A *  (A *	
ernal switch ditional	ing po	ower(pJ) to	Y	rising:						+
					Power	r (pJ)				  -+
Cell		Input	_	first	1	nid			last	whe +
MUZ	X2X1   X2X1	A   A		0.0001   0.0001		0.000			$0.0001 \\ 0.0001$	-  -
	X2X1	B   B		0.0001	(	0.000	1	(	0.0001	_
MUX MUX		SEL		0.0002	(	0.000	2	(	0.0002	-  (A *
MUX MUX MUX MUX		SEL		0.0001   0.0001		0.000			$0.0001 \\ 0.0001$	(A *  (!A
MUX MUX MUX MUX	X2X1	SEL		0.0002	(	0.000	2	(	0.0002	(!A +
MUX MUX MUX MUX MUX MUX	X2X1	SEL   SEL								
MUX MUX MUX MUX MUX MUX	X2X1   X2X1			·						
MUX MUX MUX MUX MUX MUX	X2X1   X2X1									
MUX MUX MUX MUX MUX MUX	X2X1   X2X1									
MUX MUX MUX MUX MUX MUX	X2X1   X2X1									

		F	Power(pJ)		1
Cell	Input	first	mid	last	-+   when
MUX2X1		0.0001	0.0001	0.0001	-+  -
MUX2X1	A	0.0001	0.0001	0.0001	-
MUX2X1	B	0.0002	0.0002	0.0002	-
MUX2X1	B	0.0001	0.0001	0.0001	-
MUX2X1	SEL	0.0002	0.0001	0.0001	(A * !B)
MUX2X1	SEL SEL	0.0002   0.0002	0.0002	$0.0002 \\ 0.0002$	(A * !B)
MUX2X1 MUX2X1	SEL   SEL	0.0002	0.0002   0.0001	0.0002	(!A * B)
				+ _+	-+
ve Power n power(pJ) for tional	r A rising:				
		Power(pJ)		-+   -+	
Cell	first	mid	last	 _+	
MUX2X1 MUX2X1	$ \begin{array}{c} -0.0000 \\ 0.0000 \end{array} $	$  -0.0000 \\ 0.0000$	$  -0.0000 \\ 0.0000$		
n power(pJ) for itional Cell	r A falling:	Power(pJ)	last	-+   -+	
n power(pJ) for itional Cell MUX2X1 MUX2X1			last   0.0000   0.0000	-+  -  -  -  -	
Cell MUX2X1 MUX2X1 n power(pJ) for itional	   first   0.0000   0.0000 r B rising:	mid   0.0000   0.0000	0.0000	-+ + + + ++ +	
Cell MUX2X1 MUX2X1 n power(pJ) for	   first   0.0000   0.0000 r B rising:	mid   0.0000	0.0000	+ + + + + + + + + +	
Cell MUX2X1 MUX2X1 n power(pJ) for itional	   first   0.0000   0.0000 r B rising:	mid   0.0000   0.0000	0.0000	-+ + + + + +	
itional Cell MUX2X1 MUX2X1 n power(pJ) for itional	   first   0.0000   0.0000 r B rising:	mid   0.0000   0.0000 Power(pJ)		++++++	
Cell MUX2X1 MUX2X1 n power(pJ) for itional Cell MUX2X1	first   0.0000   0.0000 r B rising:   first   -0.0000   0.0000	mid   0.0000   0.0000   Power(pJ)   mid   -0.0000	0.0000   0.0000   1ast   -0.0000	++-++++++++++++++++++++++++++++++	
itional Cell MUX2X1 MUX2X1 itional Cell MUX2X1 MUX2X1 MUX2X1 n power(pJ) for	first   0.0000   0.0000 r B rising:   first   -0.0000   0.0000	mid   0.0000   0.0000   Power(pJ)   mid   -0.0000	0.0000   0.0000   1ast   -0.0000	**	
itional Cell MUX2X1 MUX2X1 itional Cell MUX2X1 MUX2X1 MUX2X1 n power(pJ) for	first   0.0000   0.0000 r B rising:   first   -0.0000   0.0000	mid   0.0000 0.0000   Power(pJ)   mid   -0.0000 0.0000	0.0000   0.0000   1ast   -0.0000	* - + - + - + - + + + + - + - + - + - +	
Cell MUX2X1 MUX2X1 n power(pJ) for itional Cell MUX2X1 MUX2X1 n power(pJ) for itional	first   0.0000   0.0000   0.0000   first   first   -0.0000   0.0000   B falling:	mid   0.0000 0.0000   Power(pJ)   mid   -0.0000 0.0000   Power(pJ)	0.0000   0.0000   1ast   -0.0000   0.0000	*** *** ***	
itional Cell MUX2X1 MUX2X1 in power(pJ) for itional Cell MUX2X1 n power(pJ) for itional Cell Cell	first   0.0000   0.0000 r B rising:   first   -0.0000   0.0000 r B falling:   first   first	mid   0.0000 0.0000   Power(pJ)   mid   -0.0000 0.0000   Power(pJ)   mid	0.0000   0.0000   1ast   -0.0000   0.0000   1ast   1ast   0.0000	***	

			Pov	wer(pJ)		-+	
Cell		first		mid	last	-+	
MUX2X	K1	0.0002		0.0002	0.0001	-+ 	
MUX22 MUX22		$0.0002 \\ 0.0000$		0.0002   0.0000	$0.0001 \\ 0.0000$		
MUX22		0.0001		0.0001	0.0001		
den power(pJ) ditional	for SE	L falling	:				
			Pov	wer(pJ)		_+ 	
Cell		first		mid	last	_+   _+	
MUX2X		0.0002		0.0002	0.0001	I	
MUX22 MUX22		$0.0002 \\ 0.0001$		0.0002   0.0001	$0.0001 \\ 0.0001$		
MUX22 MUX22		0.0001		0.0000	0.0001		
	from L	library 28.	nm_sl	lvt, Process	s corner ,	Temp 25	.00, Voltag
ction	from L	ibrary 28.	nm_sl	lvt, Process Function	s corner ,	Temp 25	.00, Voltag + 
ction	from L	Library 28	nm_sl		s corner ,	Temp 25	.00, Voltag
ction in Name   Q	from L	ibrary 28	nm_sl		s corner ,	Temp 25	+   +
ction in Name   Q   th Table		put	nm_sl		s corner ,	Temp 25	+   +
ction in Name   Q   th Table	Out	+	nm_s		s corner ,	Temp 25	+   +
ction in Name   Q   th Table nput D   CLK 0   F	Out ( ) ( )		nm_sl		s corner ,	Temp 25	+   +
ction in Name   Q   th Table put D   CLK 0   F 1   F	Out ( ) ( )		nm_s		s corner ,	Temp 25	+   +
ction in Name   Q   th Table nput D   CLk 0   F 1   F x   x	Out ( ) ( ) ( ) ( )		nm_s1		s corner ,	Temp 25	+   +
ction in Name   Q   th Table nput D   CLK 0   F 1   F x   xx tprint :	Out ( ) ( ) ( ) ( )		-+ 		s corner ,	Temp 25	+   +
ction in Name   Q   th Table nput D   CLK 0   F 1   F x   x	Out ()		-+   -+		s corner ,	Temp 25	+   +
ction in Name   Q   th Table put D   CLk 0   F 1   F x   x tprint : Cell DFF2	Out ()	aput     +       Q     +       0     +       1     +       IQ     +       Area	-+   ++  +		s corner ,	Temp 25	+   +
ction in Name   Q   th Table put D   CLk 0   F 1   F x   x tprint : Cell DFF2	Out () Out () (	iput                 Q                 0                 1                 IQ                 Area       0.00000	+  +  +  +  +  +  +  +  +  +  +  +  +  +		s corner ,	Temp 25	+   +
ction in Name   Q   th Table nput D   CLK 0   F 1   F x   x tprint : Cell DFF2 kage	Out () Out () (	iput                 Q                 0                 1                 IQ                 Area       0.0000         eakage (nW)	+ - + - + - + - + - + - + - + - + - + -	Function		Temp 25	+   +
th Table nput D   CLK 0   F 1   F x   x  otprint: Cell	Out () Out () (	iput                 Q                 0                 1                 IQ                 Area       0.00000	+ - + - + - + - + - + - + - + - + - + -		S corner ,	Temp 25	+   +

	Pin	Cap(pf)		Max Cap	(pf)		
Cell		D	CLK		Q		
	DFFX1	0.0010	0.0011	0.00	050		
1					Ŧ		
lay	o · ·						
elays(ns) to	Q rising:			· · · · · · · · · · · · · · · · · · ·			
		· • • • • • • • • • • • • • • • • • • •	 	• . 1	Delay(ns)		 
Cell	·	$\operatorname{ing} \operatorname{Arc}(\operatorname{Dir}$		irst	mid	last	70
	DFFX1	CLK->Q(R	R)	4.4799	7.4187	14.16	/0
elays(ns) to	Q falling:						
					Delay(ns)		
Cell	Tim	ing Arc(Dir	)   f	irst	mid	last	
	DFFX1	CLK->Q(R	F)   3	3.3664	47.0010	69.21	39
onstraint							
onstraints (r	s) for D ris	ng:					+
			Refer	ence Slew	Rate(ns)		 +
Cell   C	Check   Ref P	in (Trans)	firs	t	mid	last	 +
DFFX1   DFFX1   s		K( rising) K( rising)	$\begin{vmatrix} -1.7 \\ 4.9 \end{vmatrix}$	569   289	-1.8008   4.9509	-1.8703 4.9857	
				209	4.9509	4.9057	+
onstraints (r	s) for D fal	ling:					
			Refer	ence Slew	Rate(ns)		
Cell   C	Check   Ref P	in (Trans)	firs	t	mid	last	
DFFX1		K( rising)	-967.0		0.0000	-974.1250	+
DFFX1   s	etup   CL	K( rising)	40.3	651   4	40.3432	40.3214	 +
onstraints (r	s) for CLK r	ising:					
onditional							+
				Refere	ence Slew	Rate(ns)	 +
Cell	Check		n (Trans)		mid	last	wl +
	nin_pulse_wid nin_pulse_wid			2.8954 39.2651	2.9305 39.2920	2.9868 39.3237	D  !D
·							+
onstraints (r onditional	s) for CLK f	alling:					
				Refer	ence Slew	Rate(ns)	+ 
Cell	Check	Ref Di	n ( Trans )		mid	last	 +   wl
	nin_pulse_wid			4.7090	4.7201	4.7352	wi +  D
	nin_pulse_wid		LK LK	38.4595	38.4570	38.4668	D  !D
							+

Cell				1	Power(pJ)		
			Input	first	mid		last
	DFFX1 DFFX1		CLK   CLK	0.0001   0.0001	0.000		$0.000 \\ 0.000$
nal sw	itching	pow	ver(pJ) to (	Q falling:			
				]	Power(pJ)		
Cell			Input	first	mid		last
	DFFX1 DFFX1		CLK   CLK	0.0002   0.0002	0.000		$0.000 \\ 0.000$
							+
Cell			first	mid	1a	ist	+   +
litional				Power(pJ)			+
Cell			first		1		+ 
	DFFX1		-0.0000	-0.0000		0000	- + 
	DIIAI						
	DFFX1		0.0000	0.0000	0.	0000	
n powet	DFFX1 DFFX1	   	$\begin{array}{c} 0.0000\\ 0.0000\\ 0.0001 \end{array}$		$\begin{vmatrix} 0 \\ -0 \end{vmatrix}$		   +
	DFFX1 DFFX1	or D	$0.0000 \\ 0.0000$	0.0000 0.0000 0.0001	$\begin{vmatrix} 0 \\ -0 \end{vmatrix}$	0000 .0000	   + +
	DFFX1 DFFX1	 or D 	$\begin{array}{c} 0.0000\\ 0.0000\\ 0.0001 \end{array}$	$0.0000 \\ 0.0000$	0.   -0   0.	0000 .0000	+
itional	DFFX1 DFFX1	 or D   	0.0000 0.0000 0.0001 falling: first	0.0000 0.0000 0.0001 Power(pJ) mid		0000 .0000 0000	+++++++++++++++++++++++++++++++++++++++
itional	DFFX1 DFFX1 (pJ) fo DFFX1 DFFX1	 or D   	0.0000 0.0000 0.0001 falling: first 0.0000 0.0000	0.0000 0.0000 0.0001 Power(pJ) mid 0.0000 0.0000	0.   -0   0.   1 <i>i</i>   1 <i>i</i>   0.   0.	0000 .0000 0000 ust 0000 0000	+++++++++++++++++++++++++++++++++++++++
itional	DFFX1 DFFX1 (pJ) fo DFFX1 DFFX1 DFFX1	         	0.0000 0.0000 0.0001 falling: first 0.0000	0.0000 0.0000 0.0001 Power(pJ) mid 0.0000 0.0000 0.0000		0000 .0000 0000	+ + + +   +
litional	DFFX1 DFFX1 (pJ) fo DFFX1 DFFX1	     	0.0000 0.0000 0.0001 falling : first 0.0000 0.0000 0.0000	0.0000 0.0000 0.0001 Power(pJ) mid 0.0000 0.0000		0000 .0000 0000 	+++++++++++++++++++++++++++++++++++++++
Cell cell	DFFX1 DFFX1 (pJ) fo DFFX1 DFFX1 DFFX1 DFFX1		0.0000 0.0000 0.0001 falling : first 0.0000 0.0000 0.0000	0.0000 0.0000 0.0001 Power(pJ) mid 0.0000 0.0000 0.0000		0000 .0000 0000 	+ + + + + + + + + + + + + + + + + + + +
Cell	DFFX1 DFFX1 (pJ) fo DFFX1 DFFX1 DFFX1 DFFX1		0.0000 0.0000 1.0001 falling: first 0.0000 0.0000 0.0000	0.0000 0.0000 0.0001 Power(pJ) mid 0.0000 0.0000 0.0000		0000 .0000 0000 	· + + + + + + + + + + + + +
Cell cell	DFFX1 DFFX1 (pJ) fo DFFX1 DFFX1 DFFX1 DFFX1		0.0000 0.0000 1.0001 falling: first 0.0000 0.0000 0.0000	0.0000 0.0000 0.0001 Power(pJ) mid 0.0000 0.0000 0.0000	0.   -0 0.   0.   0.   0.   0.   -0	0000 .0000 0000 	· + + + + + - + - + + + + - + -
itional Cell en power itional	DFFX1 DFFX1 DFFX1 DFFX1 DFFX1 DFFX1 OFFX1 DFFX1 DFFX1		0.0000 0.0000 0.0001 falling: first 0.0000 0.0000 0.0000 0.0000 LK rising: first -0.0000	0.0000 0.0000 0.0001 Power (pJ) mid 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000	0. -0 0. 0. 1 1a   0. 0. 0. 0. -0 -0 -1a -1a -1a -1a -1a -1a -1a -1a	0000 .0000 0000 1 s t 0000 0000 0000 .0000	+ +++++ +++++++
Cell Cell en power litional	DFFX1 DFFX1 OFFX1 DFFX1 DFFX1 DFFX1 OFFX1 OFFX1		0.0000 0.0000 1.0001 falling: first 0.0000 0.0000 0.0000 0.0000 LK rising:	0.0000 0.0000 0.0001 Power(pJ) mid 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000	0.   -0 0.   0.   1a   0.   0.   0.   0.   -0   1a   1a   1a   1a	0000 .0000 0000 .0000 .0000 .0000 .0000 .0000	+ +++++ ++-++++

		F	Power(pJ)	
Cell		first	mid	last
]	DFFX1	0.0000	0.0000	0.000
]	DFFX1	-0.0000	-0.0000	-0.000
]	DFFX1	0.0001	0.0001	0.000
l	DFFX1	0.0001	0.0001	0.000
l	DFFX1	0.0000	0.0000	0.000
l	DFFX1	-0.0000	-0.0000	-0.000
l	DFFX1	0.0000	0.0000	0.000
l	DFFX1	-0.0000	-0.0000	-0.000

Cell Group DFFX4 from Library 28nm\_slvt, Process corner, Temp 25.00, Voltage 0.30 Function | Pin Name | Function Q | IQ Truth Table | Output | Input D | CLK | Q | 0 0 R 1 R 1 IQ x | х + Footprint: Cell Area DFFX4 | 0.0000 Leakage + Leakage(nW)Cell Min Avg Max DFFX4 0.0000 1.8839 | 2.5677 + Pin Capacitance + | Pin Cap(pf) | Max Cap(pf)| Cell D | CLK | Q | DFFX4 0.0037 | 0.0042 0.0050 | +

C - 11				Delay(ns)		 +
Cell	Tin	ning Arc(Dir)	first	mid	last	 +
]	DFFX4	CLK->Q(RR)	4.0330	5.8973	10.5754	4
Delays(ns) to	Q falling:					
				Delay (ns)		+ 
Cell	Tin	ning Arc(Dir)	first	mid	last	+ 
]	DFFX4	CLK->Q(RF)	28.8831	33.9046	44.068	+ 1
Constraints (n Cell   C		lin(Trans)	Reference Slev first	w Rate(ns) mid	     last	
	1	K( rising)	-1.6706	-1.7133	-1.7837	
1		K( rising)	4.6175	4.6328	4.6669	
· · ·	etup   CL	K( rising)	-952.8810   37.1850	0.0000   37.1688	-951.5050   37.1273   +	
			Refe	rence Slew	Rate(ns)	
Cell	Check	Ref Pin(T	· ·	mid	last   +	whe
	in_pulse_wid in_pulse_wid		2.531			D !D
Constraints (n Conditional Cell	s) for CLK f Check	falling:   Ref Pin(T	· · · · · · · · · · · · · · · · · · ·	rence Slew	+ Rate(ns)     last	whe
	in_pulse_wid		4.660			D
	in_pulse_wid	th CLK	36.916	5   36.9141	36.9067	!D

			Po	wer(pJ)	
Cell		Input	first	mid	last
	DFFX4   DFFX4	CLK   CLK	0.0002   0.0004	0.0002   0.0004	$0.000 \\ 0.000$
nal swi	tching po	wer(pJ) to Q	) falling:		
			Po	wer(pJ)	
Cell		Input	first	mid	last
	DFFX4   DFFX4	CLK   CLK	0.0005   0.0006	0.0005   0.0006	$\begin{array}{c} 0.000\\ 0.000\end{array}$
ve Powe					
en power litional	(pJ) for	D rising:	Dawag( n L)		-
	I		Power(pJ)	 	-
Cell	 	first	mid	last	-
	DFFX4	0.0000	0.0000		
	DFFX4	0.0000	0.0000	$0.0000 \\ 0.0000 $	
n nower	DFFX4 DFFX4 DFFX4	0.0000   0.0002   0.0003			-
en power litional	DFFX4 DFFX4 DFFX4	$0.0000 \\ 0.0002$	0.0000   0.0002   0.0003	$0.0000 \\ -0.0000$	-
en power litional Cell	DFFX4 DFFX4 DFFX4	0.0000   0.0002   0.0003	0.0000 0.0002	$0.0000 \\ -0.0000$	-
itional	DFFX4 DFFX4 DFFX4	0.0000   0.0002   0.0003   D falling:	0.0000   0.0002   0.0003   Power(pJ)	0.0000   -0.0000   0.0001	-
itional	DFFX4   DFFX4   DFFX4   (pJ) for     DFFX4   DFFX4	0.0000   0.0002   0.0003   D falling: first   0.0000   -0.0000	0.0000   0.0002   0.0003   Power(pJ) mid   0.0000   -0.0000	0.0000   -0.0000   0.0001                                     	-
litional	DFFX4   DFFX4   DFFX4   (pJ) for     DFFX4	0.0000   0.0002   0.0003   D falling: first   0.0000	0.0000   0.0002   0.0003   Power(pJ) mid   0.0000	0.0000   -0.0000   0.0001                                     	-
Cell cell	DFFX4   DFFX4   DFFX4   (pJ) for   DFFX4   DFFX4   DFFX4   DFFX4	0.0000   0.0002   0.0003   D falling: first   0.0000   -0.0000   0.0001	0.0000   0.0002   0.0003   Power(pJ) mid   0.0000   -0.0000   0.0001	0.0000   -0.0000   0.0001                                     	-
Cell	DFFX4   DFFX4   DFFX4   (pJ) for   DFFX4   DFFX4   DFFX4   DFFX4	0.0000   0.0002   0.0003   D falling: first   0.0000   -0.0000   0.0001   0.0000	0.0000   0.0002   0.0003   Power(pJ) mid   0.0000   -0.0000   0.0001	0.0000   -0.0000   0.0001                                     	-
Cell cell	DFFX4   DFFX4   DFFX4   (pJ) for   DFFX4   DFFX4   DFFX4   DFFX4	0.0000   0.0002   0.0003   D falling: first   0.0000   -0.0000   0.0001   0.0000	0.0000   0.0002   0.0003   Power(pJ) mid   0.0000   0.0001   0.0000	0.0000   -0.0000   0.0001                                     	-
Cell Cell en power litional	DFFX4   DFFX4   DFFX4   (pJ) for     DFFX4   DFFX4   DFFX4   DFFX4     (pJ) for       DFFX4	0.0000   0.0002   0.0003   D falling: first   0.0000   -0.0000   0.0001   0.0000   CLK rising: first   -0.0000	0.0000   0.0002   0.0003   Power(pJ) mid   0.0000   -0.0000   0.0001   0.0000   -0.0000   Power(pJ) mid   -0.0000	0.0000 -0.0000 0.0001 1 a st 0.0000 0.0000 0.0001 0.0000 0.0000 1 a st 1 a st -0.0000	-
Cell Cell en power litional	DFFX4   DFFX4   DFFX4   (pJ) for     DFFX4   DFFX4   DFFX4   DFFX4   DFFX4     	0.0000   0.0002   0.0003   D falling: first   0.0000   -0.0000   0.0001   0.0000   CLK rising: first	0.0000 0.0002 0.0003 Power(pJ) mid   0.0000   -0.0000   0.0001   0.0000   -0.0000   0.0001   0.0000   -0.0000   0	0.0000 -0.0000 0.0001 1 a s t 0.0000 -0.0000 0.0001 0.0000 0.0001 0.0000 1 a s t	-

			Power(pJ)	
Cell		first	mid	last
DF	FX4	0.0001	0.0001	0.000
DF	FX4	-0.0001	-0.0001	-0.000
DF	FX4	0.0002	0.0002	0.000
DF	FX4	0.0003	0.0003	0.000
DF	FX4	0.0002	0.0001	0.000
DF	FX4	-0.0001	-0.0001	-0.000
DF	FX4	0.0001	0.0001	0.000
DF	FX4	-0.0000	-0.0001	-0.000

Cell Group DLX1 from Library 28nm\_slvt, Process corner, Temp 25.00, Voltage 0.30 Function Pin Name | Function Т Q | IQ | Truth Table Input | Output | L D | CLK | Q | x 0 IQ 0 1 0 1 1 1 + Footprint: Cell Area DLX1 | 0.0000 Leakage + Leakage (nW) Cell Min Avg Max DLX1 0.0000 0.4371 | 0.5089 + Pin Capacitance + | Pin Cap(pf) | Max Cap(pf)| Cell CLK | D | Q | DLX1 0.0005 0.0011 | 0.0050 | +

elays(ns) t	o Qrisin	g :			
				Delay(ns)	
Cell		Timing Arc(Dir)	first	mid	last
	DLX1	CLK->Q(RR)	8.5420	11.9772	18.4396
	DLX1	$D \rightarrow Q(RR)$	9.9965	13.8588	20.9541

Delays(ns) to Q falling: +

		Delay(ns)			
Cell		Timing Arc(Dir)	first	mid	last
	DLX1 DLX1	CLK->Q(RF)   D->O(FF)	13.6957 13.0496	17.9512 17.1272	24.4688

Constraint

Constraints(ns) for D rising:

				Reference Slew	Rate(ns)
Cell		Check	Ref Pin(Trans)	first   mid	last
DLX1 DLX1		hold setup	CLK(falling) CLK(falling)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	

Constraints(ns) for D falling:

			Reference Slew Rate(ns)
Cell	Check	Ref Pin(Trans)	first   mid   last
DLX1	hold	CLK(falling)	-6.6323   -6.6240   -6.6096
DLX1	setup	CLK(falling)	10.1813   10.1709   10.1557

## Constraints(ns) for CLK rising: Conditional

Reference Slew Rate(ns)						
Cell   Check	Ref Pin(Trans	)	first	mid	last	when
DLX1   min_pulse_width DLX1   min_pulse_width				1	6.7383 11.4453	-+  D  !D

Power

Internal	switching	power(pJ)	to Q	rising:
----------	-----------	-----------	------	---------

			I	Power(pJ)	
Cell		Input	first	mid	last
	DLX1	CLK	0.0001	0.0001	0.0001
	DLX1	CLK	0.0002	0.0002	0.0002
	DLX1	D	0.0001	0.0001	0.0001
	DLX1	D	0.0001	0.0001	0.0001

			Ро	wer(pJ)	
Cell		Input	first	mid	last
	DLX1	CLK	0.0001	0.0001	0.000
	DLX1	CLK	0.0002	0.0002	0.000
	DLX1   DLX1	D   D	0.0001   0.0001	0.0001   0.0001	$0.000 \\ 0.000$
	DLAI	D	0.0001	0.0001	0.000
					+
sive Powe				·	
den power ditional	(pJ) for D	rising:			
		]	Power(pJ)	۹ 	÷
Cell		first	mid	last	+
	DLX1	-0.0000	-0.0000	-0.0000	F
	DLX1	0.0000	0.0000	0.0000	
					F
den power ditional	(pJ) for D	falling:			
					F
		]	Power(pJ)	 +	÷
Cell		first	mid	last	÷
	DLX1	0.0000	0.0000	0.0000	
	DLX1	-0.0000	-0.0000	-0.0000	÷
					÷
1	( I ) fan C			1	
ditional	(pJ) for C	LK rising:			
		]	Power(pJ)		-
					F
Cell		first	mid	last	
Cell	 DLX1	0.0000	0.0000	0.0000	÷
Cell	DLX1	0.0000   0.0001	0.0000   0.0000		F
Cell	DLX1 DLX1	0.0000   0.0001   0.0000	0.0000   0.0000   0.0000	0.0000   0.0000   0.0000	÷
Cell	DLX1	0.0000   0.0001	0.0000   0.0000	0.0000   0.0000	+
	DLX1   DLX1   DLX1	0.0000   0.0001   0.0000   0.0001	0.0000   0.0000   0.0000	0.0000   0.0000   0.0000	+
	DLX1   DLX1   DLX1	0.0000   0.0001   0.0000	0.0000   0.0000   0.0000	0.0000   0.0000   0.0000	+
den power	DLX1   DLX1   DLX1	0.0000   0.0001   0.0000   0.0001   LK falling:	0.0000   0.0000   0.0000	0.0000   0.0000   0.0000	+ +
den power	DLX1   DLX1   DLX1	0.0000   0.0001   0.0000   0.0001   LK falling:	0.0000   0.0000   0.0000   0.0001	0.0000   0.0000   0.0000	- - -
den power ditional	DLX1   DLX1   DLX1   (pJ) for C     DLX1	0.0000   0.0001   0.0000   0.0001   LK falling : first   0.0001	0.0000   0.0000   0.0000   0.0001   Power(pJ) mid   0.0001	0.0000 0.0000 0.0000 0.0000 1.0000	- - -
len power ditional	DLX1   DLX1   DLX1   (pJ) for C                             	0.0000   0.0001   0.0000   0.0001   LK falling : first   0.0001   0.0001	0.0000   0.0000   0.0000   0.0001   Power(pJ) mid   0.0001   0.0001	0.0000 0.0000 0.0000 0.0000 1.0000 1.ast	- - -
den power ditional	DLX1   DLX1   DLX1   (pJ) for C     DLX1	0.0000   0.0001   0.0000   0.0001   LK falling : first   0.0001	0.0000   0.0000   0.0000   0.0001   Power(pJ) mid   0.0001	0.0000 0.0000 0.0000 0.0000 1.0000	- - -

ction				
n Name	Func	ction		
CO   S   (A *	( B * CI) + (A * !B * !CI	A * B) + (A * C) (1) + (!A * B * !)		
h Table				
iput	Output			
A   B	CI   CO	S		
$\begin{array}{c c} 0 &   & 0 \\ 0 &   & 0 \end{array}$	0   0	0   1		
0 1	0 0	1		
$\begin{array}{c cccc} 0 & 1 & 1 \\ 1 & 0 & 0 \end{array}$		$\begin{array}{c c} 0 \\ 1 \end{array}$		
1 0		0		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0   1		
otprint :		+		
Cell	Area			
FAX1	0.0000			
	+			
kage			+	
	Leakage (nW)		 +	
Cell	Min   Avg	Max	  +	
FAX1	0.0000   1.5	715   1.727	8	
Capacitance			T	
	Cap(pf)	Max Cap(pf)	+ 	
Cell	A   B   CI	CO	—+ S	
FAX1   0.0	018   0.0011   0.0020	0.0050   0.005	+ 0	
			+	
a y				
lays(ns) to CO r	ising:			
		D	elay(ns)	
Cell	Timing Arc(Dir)	first	mid	last
FAX1	A->CO(RR) $ $ P >CO(PR) $ $	35.1078	38.2797	45.0745
FAX1 FAX1	$  \qquad B \rightarrow CO(RR)   \\ CI \rightarrow CO(RR)  $	35.2187   12.0138	38.0385   14.6031	44.3320 20.6935
FAX1	CI->CO(RR)	12.0138		
lays(ns) to CO f	alling :	<b>_</b>	alay (no)	
		D	elay(ns)	
Call	Timina Ara(Dia)	first	mid	1004
Cell	Timing Arc(Dir)	first	mid	last
Cell FAX1 FAX1	Timing Arc(Dir)     A->CO(FF)     B->CO(FF)	first   35.7609   35.5799	mid   38.7198   38.0779	last 44.5742 43.1636

## Delays(ns) to S rising: Conditional

			Dela	y ( n s )	
Cell   Timing	Arc(Dir)	first	mid	last	-+   when
FAX1	$A \rightarrow S(-R)$	30.9481	36.9152	49.0263	-+  -
FAX1	$B \rightarrow S(-R)$	31.0438	36.6638	48.2674	-
FAX1	$CI \rightarrow S(RR)$	7.8224	13.3711	25.0598	(A * B) + (!A * !B)
FAX1	$CI \rightarrow S(FR)$	5.2799	10.3981	21.2886	(A * !B) + (!A * B)

#### Delays(ns) to S falling: Conditional

	I		Dela	y ( n s )	ĺ
Cell   Tin	ning Arc(Dir)	first	mid	last	-+   when
FAX1	$A \rightarrow S(-F)$	24.9473	31.2950	41.8773	-+  -
FAX1	$B \rightarrow S(-F)$	25.0421	31.0634	41.1761	<u> </u> _
FAX1	$CI \rightarrow S(FF)$	7.4546	11.8730	21.5641	(A * B) + (!A * !B)
FAX1	$CI \rightarrow S(RF)$	4.2457	8.6112	18.2935	(A * !B) + (!A * B)

#### Power

Internal switching	power(pJ)	to	CO	rising:
--------------------	-----------	----	----	---------

		Р	ower(pJ)	
Cell	Input	first	mid	last
FAX1	A	0.0002	0.0002	0.0002
FAX1	A	0.0003	0.0002	0.0002
FAX1	B B	0.0002	0.0002	0.0002
FAX1	B	0.0002	0.0002	0.0002
FAX1	CI	0.0001	0.0001	0.0001
FAX1	CI	0.0001	0.0001	0.0001

## Internal switching power(pJ) to CO falling:

			Р	Power(pJ)	
Cell		Input	first	mid	last
FAX1		A	0.0002	0.0002	0.0002
FAX1	i	A	0.0002	0.0002	0.0002
FAX1	i	В	0.0002	0.0002	0.0002
FAX1	i	В	0.0002	0.0002	0.0002
FAX1	i	CI	0.0001	0.0001	0.000
FAX1	i	CI	0.0001	0.0001	0.000

## Internal switching power(pJ) to S rising: Conditional

Power(pJ)							
Cell	Input	first	mid	last	-+   when		
FAX1	A	0.0005	0.0005	0.0005	-+  -		
FAX1	A	0.0005	0.0005	0.0005	<u> </u> _		
FAX1	В	0.0005	0.0005	0.0005	<u> </u> _		
FAX1	В	0.0005	0.0005	0.0005	<u> </u> _		
FAX1	CI	0.0001	0.0001	0.0001	(A * B) + (!A * !B)		
FAX1	CI	0.0002	0.0002	0.0002	(A * B) + (!A * !B)		
FAX1	CI	0.0002	0.0002	0.0001	(A * !B) + (!A * B)		
FAX1	CI	0.0001	0.0001	0.0001	(A * !B) + (!A * B)		

		Po	ower(pJ)	l.	
Cell	Input	first	mid	last   when	
AX1	A	0.0006	0.0006	0.0008  -	
AX1	A	0.0005	0.0006	0.0007 -	
AX1	В	0.0005	0.0005	0.0005 -	
AX1	В	0.0005	0.0005	0.0005 –	
AX1	CI	0.0002	0.0002	0.0002   (A * B) + (!A * !B)	)
AX1	CI	0.0001	0.0001	0.0001   (A * B) + (!A * !B)	)
AX1	CI	0.0001	0.0001	0.0001   (A * !B) + (!A * B)	)
AX1	CI	0.0001	0.0001	0.0001   (A * !B) + (!A * B)	)

## C. Library characterization for different operating conditions

In Section V-A, the characterization results under different operating conditions were presented for a selection of cells. For the library characterization results for all the cells, they are presented in the following Tables:

- $25 \,^{\circ}\text{C}$ , TT-corner , Table XII
- -20 °C, SS-corner, Table XIII
- 85 °C, FF-corner , Table XIV

TABLE XII: Library characterization results for nominal conditions (25 °C, TT-corner)

Operating conditions	Cell	Maximum delay	$\Delta$ delay	Leakage power	$\Delta$ power
	INV1X1	$10.89\mathrm{ns}$	1.0	$0.14\mathrm{nW}$	1.0
	INV1X4	$7.28\mathrm{ns}$	1.0	$0.57\mathrm{nW}$	1.0
	BUFF1X1	$22.99\mathrm{ns}$	1.0	$0.34\mathrm{nW}$	1.0
	NAND2X1	$16.64\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	AND2X1	$16.03\mathrm{ns}$	1.0	$0.35\mathrm{nW}$	1.0
	NOR2X1	$20.63\mathrm{ns}$	1.0	$0.15\mathrm{nW}$	1.0
	OR2X1	$16.82\mathrm{ns}$	1.0	$0.27\mathrm{nW}$	1.0
	XNOR2X1	$25.90\mathrm{ns}$	1.0	$0.46\mathrm{nW}$	1.0
	XOR2X1	$25.52\mathrm{ns}$	1.0	$0.54\mathrm{nW}$	1.0
	AOI12X1	$21.53\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	AOI22X1	$22.04\mathrm{ns}$	1.0	$0.30\mathrm{nW}$	1.0
25 °C, TT-corner	AOI112X1	$32.35\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	AOI212X1	$34.08\mathrm{ns}$	1.0	$0.22\mathrm{nW}$	1.0
	AOI222X1	$36.83\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	OAI12X1	$20.47\mathrm{ns}$	1.0	$0.29\mathrm{nW}$	1.0
	OAI22X1	$21.68\mathrm{ns}$	1.0	$0.30\mathrm{nW}$	1.0
	OAI211X1	$23.97\mathrm{ns}$	1.0	$0.45\mathrm{nW}$	1.0
	OAI222X1	$28.02\mathrm{ns}$	1.0	$0.43\mathrm{nW}$	1.0
	MUX2X1	$22.79\mathrm{ns}$	1.0	$0.90\mathrm{nW}$	1.0
	DFFX1	$69.21\mathrm{ns}$	1.0	$0.64\mathrm{nW}$	1.0
	DFFX4	$44.07\mathrm{ns}$	1.0	$2.57\mathrm{nW}$	1.0
	DLX1	$24.47\mathrm{ns}$	1.0	$0.51\mathrm{nW}$	1.0
	FAX1	$49.03\mathrm{ns}$	1.0	$1.73\mathrm{nW}$	1.0

TABLE XIII: Library characterization results for -20 °C, in the SS-corner

Operating conditions	Cell	Maximum delay	$\Delta$ delay	Leakage power	$\Delta$ power
	INV1X1	$48.8\mathrm{ns}$	4.48	$0.01\mathrm{nW}$	0.06
	INV1X4	$20.83\mathrm{ns}$	2.86	$0.03\mathrm{nW}$	0.06
	BUFF1X1	$151.56\mathrm{ns}$	6.59	$0.02\mathrm{nW}$	0.06
	NAND2X1	$89.90\mathrm{ns}$	5.4	$0.02\mathrm{nW}$	0.06
	AND2X1	$89.70\mathrm{ns}$	5.6	$0.02\mathrm{nW}$	0.06
	NOR2X1	$138.57\mathrm{ns}$	6.72	$0.01\mathrm{nW}$	0.06
	OR2X1	$101.45\mathrm{ns}$	6.03	$0.01\mathrm{nW}$	0.05
	XNOR2X1	$175.43\mathrm{ns}$	6.77	$0.03\mathrm{nW}$	0.06
	XOR2X1	$172.99\mathrm{ns}$	6.78	$0.03\mathrm{nW}$	0.06
	AOI12X1	$145.14\mathrm{ns}$	6.74	$0.02\mathrm{nW}$	0.06
	AOI22X1	$149.42\mathrm{ns}$	6.78	$0.02\mathrm{nW}$	0.06
−20 °C, SS-corner	AOI112X1	$241.41\mathrm{ns}$	7.46	$0.02\mathrm{nW}$	0.06
	AOI212X1	$256.52\mathrm{ns}$	7.53	$0.01\mathrm{nW}$	0.06
	AOI222X1	$280.24\mathrm{ns}$	7.61	$0.02\mathrm{nW}$	0.06
	OAI12X1	$137.98\mathrm{ns}$	6.74	$0.02\mathrm{nW}$	0.06
	OAI22X1	$147.44\mathrm{ns}$	6.8	$0.02\mathrm{nW}$	0.06
	OAI211X1	$146.75\mathrm{ns}$	6.12	$0.03\mathrm{nW}$	0.06
	OAI222X1	$176.20\mathrm{ns}$	6.29	$0.02\mathrm{nW}$	0.06
	MUX2X1	$146.06\mathrm{ns}$	6.41	$0.05\mathrm{nW}$	0.06
	DFFX1	$748.08\mathrm{ns}$	10.81	$0.04\mathrm{nW}$	0.06
	DFFX4	$458.77\mathrm{ns}$	10.41	$0.14\mathrm{nW}$	0.06
	DLX1	$162.34\mathrm{ns}$	6.63	$0.03\mathrm{nW}$	0.06
	FAX1	$375.03\mathrm{ns}$	7.65	$0.10\mathrm{nW}$	0.05

Operating conditions	Cell	Maximum delay	$\Delta$ delay	Leakage power	$\Delta$ power
	INV1X1	$4.05\mathrm{ns}$	0.37	$2.89\mathrm{nW}$	20.27
	INV1X4	$2.17\mathrm{ns}$	0.3	$11.56\mathrm{nW}$	20.27
	BUFF1X1	$4.10\mathrm{ns}$	0.18	$7.97\mathrm{nW}$	23.43
	NAND2X1	$4.50\mathrm{ns}$	0.27	$5.45\mathrm{nW}$	18.67
	AND2X1	$3.73\mathrm{ns}$	0.23	$8.44\mathrm{nW}$	23.89
	NOR2X1	$5.76\mathrm{ns}$	0.28	$5.92\mathrm{nW}$	40.74
	OR2X1	$4.60\mathrm{ns}$	0.27	$8.73\mathrm{nW}$	32.49
85 °C, FF-corner	XNOR2X1	$5.84\mathrm{ns}$	0.23	$11.14\mathrm{nW}$	24.17
	XOR2X1	$6.00\mathrm{ns}$	0.24	$10.95\mathrm{nW}$	20.17
	AOI12X1	$5.92\mathrm{ns}$	0.27	$6.03\mathrm{nW}$	20.58
	AOI22X1	$5.93\mathrm{ns}$	0.27	$6.14\mathrm{nW}$	20.76
	AOI112X1	$7.08\mathrm{ns}$	0.22	$9.07\mathrm{nW}$	31.22
	AOI212X1	$7.20\mathrm{ns}$	0.21	$8.88\mathrm{nW}$	39.73
	AOI222X1	$7.54\mathrm{ns}$	0.2	$8.72\mathrm{nW}$	30.21
	OAI12X1	$5.57\mathrm{ns}$	0.27	$5.94\mathrm{nW}$	20.31
	OAI22X1	$5.93\mathrm{ns}$	0.27	$6.08\mathrm{nW}$	20.31
	OAI211X1	$5.57\mathrm{ns}$	0.23	$8.24\mathrm{nW}$	18.48
	OAI222X1	$6.23\mathrm{ns}$	0.22	$8.00\mathrm{nW}$	18.42
	MUX2X1	$4.39\mathrm{ns}$	0.19	$22.97\mathrm{nW}$	25.53
	DFFX1	$6.58\mathrm{ns}$	0.1	$15.85\mathrm{nW}$	24.69
	DFFX4	$4.58\mathrm{ns}$	0.1	$63.39\mathrm{nW}$	24.69
	DLX1	$5.79\mathrm{ns}$	0.24	$13.99\mathrm{nW}$	27.49
	FAX1	$8.22\mathrm{ns}$	0.17	$44.83\mathrm{nW}$	25.94

TABLE XIV: Library characterization results for  $85\,^{\rm o}{\rm C},$  in the FF-corner



