

A Very Low SEF Neural Amplifier by Utilizing a High Swing Current-Reuse Amplifier

Kebria Naderi^{1*}, Erwin H. T. Shad^{2*}, Marta Molinas³, Ali Heidari⁴, Trond Ytterdal⁵

Abstract—Although current-reuse amplifier has been widely used in biomedical applications because of their low input-referred thermal noise, they don't have high output swing and their gain is limited. In this article, a rail-to-rail current-reuse amplifier with a 92 dB open-loop gain is introduced while its power and noise increment is just 7%. The proposed structure is a two stage amplifier which doesn't need further compensation since all nodes are diode connected except for the output node. In order to show the merit of the proposed structure, the NEF, PEF and SEF of the proposed amplifier in a capacitively-coupled neural amplifier structure is compared to the state-of-the-art neural amplifiers. The amplifier is designed and simulated in a commercially available 0.18 μm CMOS technology. The midband gain of the neural amplifier is 40 dB in the bandwidth between 0.6 Hz and 5 kHz. The proposed structure consumes 1.07 μA current from a 1.2 V supply voltage. The NEF, PEF and SEF of proposed structure are 1.68, 3.4, 0.05, respectively. The total area consumption of the neural amplifier is 0.03 mm^2 without pads.

Index Terms—High-swing amplifier, low SEF, current-reuse OTA, high gain, dynamic range

I. INTRODUCTION

Although there have been many excellent works aimed at reducing power and noise in the past, their swing is too limited [1], [2]. That's why, they usually propose to use a second stage in order to boost the output swing [1]. The second stage is required not only to increase the output swing, but also it's required to boost the open-loop gain in order to minimize the gain error in close-loop application with high close-loop gain or instrumentation amplifiers [3].

There is a fundamental trade-off between power, noise, gain, area and swing of a system. Typically, the front-end amplifier defines the overall noise of a sensor read-out system. Thus, a large proportion of power should be consumed in the first stage only to keep the noise below a certain target. Battery usually takes up a large area for biomedical implant

applications to generate required power, in which area is one of the most stringent parameters. Besides, heat dissipation is another concern about the power consumption of implantable applications [4].

The trade-off between different factors shows the amplifier efficiency. Noise efficiency factor (NEF) was defined to correlate noise, bandwidth and current consumption of an amplifier firstly in [5]. In [3], power efficiency factor (PEF) was proposed to add the supply voltage to the NEF equation. Although NEF and PEF are widely used to show the merit of an amplifier, their output swing and the gain were another point which are not mentioned in NEF and PEF. Finally, the system efficiency factor (SEF) in [2] was proposed to combine PEF with output dynamic range which added the gain of the amplifier and output swing. Dynamic range, NEF, PEF and SEF can be calculated as below.

$$DR_{out} = 10 \log \frac{V_{amp,max}^2}{2 \cdot G_{AFE}^2 \cdot V_{ni,rms}^2} \quad (1)$$

$$NEF = V_{ni,rms} \sqrt{\frac{2I_{tot}}{\pi U_T 4kTBW}} \quad (2)$$

$$PEF = NEF^2 \cdot V_{DD} \quad (3)$$

$$SEF = PEF / DR_{out} \quad (4)$$

where $V_{ni,rms}$ is the total equivalent input-referred noise in the amplifier's bandwidth, k is the Boltzmann constant, T is temperature in Kelvin, BW is the amplifier's -3 dB bandwidth, U_T refers to the thermal voltage, I_{tot} is the total current drawn from the power supply V_{DD} , $V_{amp,max}$ is the maximum swing at the amplifier output and G_{AFE} is the amplifier voltage gain.

To minimize the thermal noise of an amplifier, the classical way is to bias input transistors in weak inversion or even deep subthreshold region which lead to maximize g_m/I_D [6]. Besides, current-reuse structure which was first introduced in [7], has been widely used in biomedical application [8]–[10]. Although their NEF is theoretically 1.4 times better than conventional amplifiers since it double the overall g_m of an amplifier, their system efficiency factor is not much better.

In this article, first, a high swing current-reuse amplifier (HSCR) with low SEF is introduced. Although current-reuse suffer from low open-loop gain, the proposed structure can easily achieve higher gain which leads to less gain error in close-loop application. Second, to make the proposed structure suitable for a neural amplifier and compare its performance

*The first two authors contributed equally.

¹Kebria Naderi is with the Faculty of Engineering, Electrical Engineering, Guilan University, Rasht, Iran. Kebria.Naderi@gmail.com

²Erwin Shad is with the Faculty of Information Technology and Electrical Engineering, Engineering Cybernetics, Norwegian University of Science and Technology (NTNU), Trondheim, Norway. Erwin.shad@ntnu.no

³Marta Molinas is with the Faculty of Information Technology and Electrical Engineering, Engineering Cybernetics, Norwegian University of Science and Technology (NTNU), Trondheim, Norway. Marta.molinas@ntnu.no

⁴Ali Heidari is with the Faculty of Engineering, Electrical Engineering, Guilan University, Rasht, Iran. A.Heidari@tudelft.nl

⁵Trond Ytterdal is with the Faculty of Information Technology and Electrical Engineering, Department of Electronic Systems, Norwegian University of Science and Technology NTNU, Gloschaugen, O. S. Bragstads plass 2, 7034 Trondheim, Norway. trond.ytterdal@ntnu.no




Fig. 1. The capacitively-coupled neural amplifier




Fig. 3. The proposed high swing current reuse amplifier




Fig. 2. A) a current-reuse amplifier B) a cascode current-reuse amplifier

with the state-of-the-art neural amplifiers, the amplifier is designed and simulated in an conventional structure as it's depicted in figure 1.

II. CURRENT-REUSE AMPLIFIER LIMITATIONS

The structure of a simple current-reuse amplifier and cascode current-reuse amplifier are depicted in Fig. 2. If we assume the NMOS and PMOS transistors have same transconductance and output impedance, the total input-referred thermal noise and the gain of a simple current-reuse amplifier can be calculated as Eq. 5 and 6, respectively.

$$v_{ni}^2 = \frac{16}{3} \frac{kT}{g_{m1} + g_{m2}} = \frac{8}{3} \frac{kT}{g_{m1}} \quad (5)$$

$$A = (g_{m1} + g_{m2})(r_{o1} \parallel r_{o2}) = g_{m1}r_{o1} \quad (6)$$

In order to minimize the noise, input transistors should be biased in weak inversion or subthreshold region. According to EKV model which is valid for all regions, the estimated value of input transconductance of an amplifier is Eq. 7 [11]. Also,

the output impedance of a single transistor can be calculated according to Eq 8.

$$g_m = \frac{\kappa I_D}{U_T} \frac{2}{1 + \sqrt{1 + 4IC}} \quad (7)$$

$$r_o = \frac{1}{\lambda I_D} \quad (8)$$

where κ is the subthreshold gate coupling coefficient, λ is channel-length modulation coefficient and IC is inversion coefficient. The IC is less than 0.1 when it operates in weak inversion or subthreshold region. Thus, the Eq. 6 will be modified as below.

$$A = \frac{\kappa I_{1,2}}{U_T} \cdot \frac{2}{1 + \sqrt{1 + 4IC}} \cdot \frac{1}{\lambda I_{1,2}} \quad (9)$$

$$A = \frac{2\kappa}{\lambda U_T (1 + \sqrt{1 + 4IC})} \quad (10)$$

According to Eq. 10, the gain of the amplifier will be limited by technology restriction since all parameters in this equation are technology dependent parameters and the circuit designer doesn't have much control on them. This should be mentioned, although the λ of a transistor varies also by the channel-length of a transistor, it is still limited to a specific value according to technology. Therefore, cascoding output transistor as it's depicted in Fig. 2 is required to boost the gain.

The problem of current-reuse amplifier is their limited output swing and their limited open-loop gain. Although this gain can be increased by cascoding transistor or other techniques, the total output swing peak-to-peak will be limited to $6V_{ds,sat}$ below V_{DD} .

III. PROPOSED HSCR AMPLIFIER

The proposed HSCR amplifier is shown in Fig. 3. The proposed structure has not only low input-referred noise, but also it has high swing and the gain is flexible and tunable. The

TABLE I
THE DIMENSION AND OPERATING POINTS OF TRANSISTORS

Device	W/L ($\mu\text{m}/\mu\text{m}$)	Operational region	g_m/I_d	I_d
M_1	100/3.5	Subthreshold	25	500 nA
M_2	80/6	Subthreshold	25	465 nA
M_3	0.5/20	Strong inversion	13	35 nA
M_4	0.5/20	Strong inversion	13	35 nA
M_5	1/20	Strong inversion	13	35 nA

gain of proposed HSCR amplifier can be approximated to Eq. 11.

$$A = (g_{m1} + g_{m2})(r_{o4} \parallel r_{o5}) \quad (11)$$

$$r_{o4,5} = \frac{1}{\lambda I_{out}} \quad \text{and} \quad I_{out} = I_{D1} - I_{D2} \quad (12)$$

Assume g_{m1} and g_{m2} are approximately equal (it acceptable as long as I_{out} is much smaller than I_{D1} and I_{D2}) and output impedance of M_4 and M_5 are equal. Then Eq. 11 and 12 can be simplified to 13. Accordingly, the gain of the proposed HSCR amplifier is theoretically I_{D1}/I_{out} times higher than current-reuse amplifiers. Noteworthy, the I_{D1}/I_{out} ratio cannot be increased dramatically. For very high ratio I_{D1}/I_{out} , Eq. 11 is not valid. In this design, the ratio of 1/16 has been chosen to prove at least 24 dB gain boosting.

$$A = g_{m1}r_{o4} = \frac{2\kappa}{\lambda U_T(1 + \sqrt{1 + 4IC})} \frac{I_{D1}}{I_{out}} \quad (13)$$

The noise of the proposed high swing current reuse amplifier is according to Eq. 16. Although this noise has three terms more than the noise of a current reuse which was mentioned in Eq. 5, these terms are negligible since $I_{3,4,5}$ are much smaller than $I_{1,2}$. Besides, input transistors are biased in subthreshold region whereas the rest are biased in strong inversion region. Therefore, the noise of the amplifier is expected to be approximately equal to current reuse amplifier.

$$v_{ni}^2 = \frac{16 kT}{3 g_{in}} \left(1 + \frac{g_{m3}}{g_{in}} + \frac{g_{m4}}{g_{in}} + \frac{g_{m5}}{g_{in}} \right) \quad (14)$$

$$g_{in} = g_{m1} + g_{m2} \quad (15)$$

$$v_{ni}^2 = \frac{8 kT}{3 g_{m1}} \left(1 + \frac{g_{m3}}{2g_{m1}} + \frac{g_{m4}}{2g_{m1}} + \frac{g_{m5}}{2g_{m1}} \right) \quad (16)$$

Finally, the output swing of the proposed HSCR amplifier is rail-to-rail. More accurately, the output swing is according to Eq.17. The transistor's dimension of proposed HSCR amplifier is reported in table I. The W and L of input transistors are chosen to be large enough to minimize the flicker noise.

$$V_{ds,sat} < V_{out} < V_{DD} - V_{ds,sat} \quad (17)$$

In order to have a better comparison, conventional current reuse amplifier, cascode current-reuse amplifier and HSCR amplifier, with same W and L, are designed and compared

TABLE II
PERFORMANCE COMPARISON OF THE AMPLIFIERS

Parameter	Current-reuse	Cascode Current-reuse	HSCR
Current (μA)	1	1	1.070
Gain (dB)	54	84	92
Noise (nV/ $\sqrt{\text{Hz}}$)	27	27	28
Swing (V)	0.8	0.6	1

together in table II. It is noteworthy that a 1.2 V supply voltage is chosen for all circuits. Finally, to have a better comparison between their swing, $V_{ds,sat}$ is assumed 100 mV. The gain of the amplifier is better than it's expected in the equation.

Although the noise, power and swing are matched to the equations, the gain is better than it was expected. This is due to the higher V_{ds} on output transistors of HSCR amplifier in comparison with conventional current-reuse amplifier. The power and noise consumption are negligibly higher whereas output swing is much better for HSCR amplifier.

IV. SIMULATION RESULTS

The HSCR amplifier is used as a core amplifier in a capacitively-coupled neural amplifier structure as it was depicted in Fig. 1. The neural amplifier is designed and simulated in a commercially available 0.18 μm CMOS technology. Besides, the layout of the proposed structure is shown in Fig. 4. The ratio between C_{in} and C_f is set on 100. In order to consume less area and to achieve a good Monte Carlo simulation result, the value of C_{in} and C_f are chosen 10 pF and 100fF, respectively. In addition, to control the lower cut-off frequency, a high value resistor is required since C_f is 100 fF. Therefore, a pseudo-resistor is implemented. The input referred-noise of the neural amplifier is according to Eq. 18. The total input-referred noise in the bandwidth is 3 μV_{rms} in its bandwidth (0.6 Hz - 5 kHz). The noise and gain of the amplifier is shown in Fig. 5. The total Power consumption is 1.3 μW . In order to show the robustness of the amplifier, Monte Carlo simulation for process and mismatch variation is carried out for 400 runs. The CMRR according to the simulation is depicted in Fig. 6. Since the proposed amplifier has more than 90 dB gain, the mean value of the close-loop gain is 39.93 dB with just 0.016 dB standard deviation. The total harmonic distortion is -40 dB for 10 mV_{pp} input (1 V_{pp} output). At the end, the proposed neural amplifier with HSCR amplifier is compared to the state-of-the-art amplifiers in table III. Since the neural signals amplitudes can reach up to 5 mV and the gain of the amplifier determines the ADC's resolution, the comparison has been done between amplifiers which can amplify input signals up to 5 mV and have at least 40 dB gain. This should be regarded that the SR (slew rate) of proposed amplifier is 11 mV/ μs with a 5-pF capacitive load.

$$v_{ni,amp}^2 = \left(\frac{C_{in} + C_f + C_p}{C_{in}} \right)^2 v_{ni}^2 \quad (18)$$




Fig. 4. The layout of the proposed neural amplifier (260 $\mu\text{m} \times 114 \mu\text{m}$)




Fig. 5. The gain and noise of the proposed amplifier




Fig. 6. The CMRR of the proposed neural amplifier for 400 runs

TABLE III
PERFORMANCE SUMMARY AND COMPARISON

Specs	[12]	[13]	[14]	[15]	This Work
Technology (nm)	500	600	180	180	180
Supply Voltage (V)	2.8	2.8	1.8	1.8	1.2
Power (μW)	7.56	2.4	1.5	4.07	1.28
Gain (dB)	40.85	39.4	40.17	39.75	39.93
Bandwidth (Hz)	45-5.32 k	0.36-1.3 k	8 m-1.68 k	0.3-4.4 k	0.6-5 k
Max. Signal (V_{pp}) @ THD 1%	7.3 m (input)	10 m (input)	5.9 m (input)	14.86 m (input) 1.38 (output)	10 m (input) 1 (output)
IR Noise (μV_{rms})	3.06	3.07	2.99	3.19	3
NEF	2.67	3.09	2.6	2.78	1.68
PEF	20	26.7	12.16	13.91	3.4
SEF	0.34	0.44	0.21	0.22	0.05
CMRR (dB)	66	66	70	76	>70
PSRR (dB)	75	70	-	77.6	>80
Area (mm^2)	0.16	0.13	-	0.058	0.03
Sim./Meas.	Meas.	Meas.	Sim.	Sim.	Sim.

V. CONCLUSION

The proposed structure is an improved version of current-reuse amplifier which has a rail-to-rail output swing. In addition, the gain of current-reuse amplifiers are limited and technology dependent that doesn't give flexibility to achieve higher than 80 dB gain with simple current reuse amplifier. With the proposed high swing current-reuse amplifier, 40 dB higher gain is easily achievable with higher swing and relatively same power and noise. This leads to the design of a low NEF and PEF capacitively-coupled neural amplifier with very low SEF.

REFERENCES

- [1] L. Shen, N. Lu, and N. Sun, "A 1-v 0.25- μW inverter stacking amplifier with 1.07 noise efficiency factor," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 3, pp. 896–905, March 2018.
- [2] D. Han, Y. Zheng, R. Rajkumar, G. S. Dawe, and M. Je, "A 0.45 v 100-channel neural-recording ic with sub- μw /channel consumption in 0.18 μm cmos," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 7, no. 6, pp. 735–746, Dec 2013.
- [3] R. Muller, S. Gambini, and J. M. Rabaey, "A 0.013 mm^2 , 5 μW , dc-coupled neural signal acquisition ic with 0.5 v supply," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 1, pp. 232–243, Jan 2012.
- [4] T. M. Seese, H. Harasaki, G. M. Sidel, and C. R. Davies, "Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating," *Laboratory investigation; a journal of technical methods and pathology*, vol. 78, no. 12, pp. 1553–1562, 1998.
- [5] M. S. Steyaert and W. M. Sansen, "A micropower low-noise monolithic instrumentation amplifier for medical purposes," *IEEE journal of solid-state circuits*, vol. 22, no. 6, pp. 1163–1168, 1987.
- [6] R. R. Harrison and C. Charles, "A low-power low-noise cmos amplifier for neural recording applications," *IEEE Journal of solid-state circuits*, vol. 38, no. 6, pp. 958–965, 2003.
- [7] M. Bazes, "Two novel fully complementary self-biased cmos differential amplifiers," *IEEE Journal of Solid-State Circuits*, vol. 26, no. 2, pp. 165–168, 1991.
- [8] E. H. T. Shad, M. Molinas, and T. Ytterdal, "A fully differential capacitively-coupled high cmrr low-power chopper amplifier for eeg dry electrodes," *Analog Integrated Circuits and Signal Processing*, pp. 1–10.
- [9] S. Song, M. Rooijakkers, P. Harpe, C. Rabotti, M. Mischi, A. H. van Roermund, and E. Cantatore, "A low-voltage chopper-stabilized amplifier for fetal eeg monitoring with a 1.41 power efficiency factor," *IEEE transactions on biomedical circuits and systems*, vol. 9, no. 2, pp. 237–247, 2015.
- [10] H. Chandrakumar and D. Marković, "A high dynamic-range neural recording chopper amplifier for simultaneous neural recording and stimulation," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 3, pp. 645–656, 2017.
- [11] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical mos transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," *Analog integrated circuits and signal processing*, vol. 8, no. 1, pp. 83–114, 1995.
- [12] W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower neural recording amplifier," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 1, no. 2, pp. 136–147, 2007.
- [13] C. Qian, J. Parramon, and E. Sanchez-Sinencio, "A micropower low-noise neural recording front-end circuit for epileptic seizure detection," *IEEE Journal of Solid-State Circuits*, vol. 46, no. 6, pp. 1392–1405, 2011.
- [14] S. Kumaravel, K. Tirumala, B. Venkataramani, and R. Raja, "A power efficient low noise preamplifier for biomedical applications," *Journal of Low Power Electronics*, vol. 9, no. 4, pp. 501–509, 2013.
- [15] R. Sanjay, V. S. Rajan, and B. Venkataramani, "A low-power low-noise and high swing biopotential amplifier in 0.18 μm cmos," *Analog Integrated Circuits and Signal Processing*, vol. 96, no. 3, pp. 565–576, 2018.