

Implementing Open flow switch using FPGA based platform

Ting Liu

Master of Telematics - Communication Networks and Networked Services (2 Submission date: June 2014 Supervisor: Yuming Jiang, ITEM Co-supervisor: Ameen Chilwan, ITEM Kashif Mahmood, Telenor

Norwegian University of Science and Technology Department of Telematics

Title:Implementing OpenFlow Switch using FPGA based platformStudent:Ting Liu

Problem description:

Network infrastructure has become critical in our schools, homes and business. However, current network architecture is static and unprogrammable. Recently, SDN (Software-Defined Networking) is appealed to make network programmable. OpenFlow is a typical protocol of SDN, which has gained attention because of its flexibility in managing networks. Control plane and data plane are separated in OpenFlow Switch. The intelligence of the network is OpenFlow controller and the traffic forwarding is done in the data plane based on the input from the control plane. One of OpenFlow benefits is that researchers and developers can develop intelligent new service rapidly and independently without waiting for new features to be released from equipment vendors. Additionally, OpenFlow Switch has already been implemented on NetFPGA [1]. This implementation has high latency to insert a new flow into OpenFlow Switch, which is still bottleneck. However the implementation of distributed multimedia plays (DMP) network nodes indicates lower latency and scalability features on FPGA based platform [2]. Therefore, this project is motivated to implement OpenFlow Switch (data plane and control plane) using FPGA based platform (Xilinx Virtex6) and also to analyse the performance to figure out whether it is better than current implemented OpenFlow Switch.

Planned tasks:

- Reviewing literatures about SDN (Software-Defined Networking) and OpenFlow Switch

- Learning the FPGA-based platform for SDN (OpenFlow Switch), especially hardware architecture in NTNU (Xilinx Virtex6)

- Implementing OpenFlow Switch (data plane and control plane) by VHDL using FPGA based platform (Xilinx Virtex6)

- Performance analysis of OpenFlow Switch implemented on FPGA based plat-form(Xilinx Virtex6) (e.g, delay, latency, loss)

Responsible professor:	Yuming Jiang, Telematics
Supervisor:	Ameen Chilwan, Telematics
External Collaborator:	Kashif Mahmood, Telenor

Abstract

OpenFlow based SDN, is currently implemented in various networking devices and software, providing high-performance and granular traffic control across multiple vendors network devices. OpenFlow, as the first standard interface designed specifically for SDN, has gained popularity with both academic researchers and industry as a framework for both network research and implementation. OpenFlow technology separates the Control Plane from the Data Path and this allows the network managers to develop their own algorithms to control data flows and packets. Several vendors have already added OpenFlow to their features such as HP Labs, Cisco researchers, NEC, etc. Currently, OpenFlow Switch is already implemented on several different platforms e.g, in software (Linux, Open-WRT) and hardware (NetFPGA). More and more researchers implement the switch on FPGA-based platform, because FPGA-based platform is flexible, fast and reprogrammable. However, there are limited number of studies about the performance of the OpenFlow switch, which motivates this project. In order to do the research of OpenFlow performance, the simulation model of OpenFlow system is implemented in this project. The main objective of this project has two sides. On one hand, it is to implement OpenFlow system (switch and controller) using a hardware language on FPGA-based platform. On the other hand, it is also to measure the performance metrics of the OpenFlow switch, especially the service time (switch and controller) and the sojourn time. More specifically, data plane and control plane are both implemented on FPGA-based platform. It is designed in VHDL language by ISE design tools. FPGA-platform is Virtex6 type from Xilinx. It is observed from the results that the service time and the sojourn time both have almost linear increase with the increase in payload size. Moreover, the results indicate that the switch takes 2 clock cycles to respond to the writing request of the controller.

Contents

\mathbf{Li}	st of	Figures	v
\mathbf{Li}	st of	Tables	vii
\mathbf{Li}	st of	Algorithms	ix
1	Intr	oduction	1
	1.1	Background and Motivation	1
	1.2	Problem Statement	2
	1.3	Objectives	3
	1.4	Methodology	3
	1.5	Outline	3
2	The	oretical Background and Related Work	5
	2.1	Software-defined Networking (SDN)	5
	2.2	Advantages of OpenFlow-based SDN	6
	2.3	OpenFlow Architecture	7
		2.3.1 OpenFlow Controller	8
		2.3.2 OpenFlow Switch	10
	2.4	Components of OpenFlow Switch	10
		2.4.1 OpenFlow protocol	10
		2.4.2 OpenFlow flow tables	11
		2.4.3 OpenFlow Channel	15
	2.5	FPGA-based platform	15
	2.6	Related Work	18
3	Оре	enFlow Switch Design Framework	21
	3.1	OpenFlow Switch Framework	21
		3.1.1 Brief description	21
	3.2	Flow Table Entry Composer	23
		3.2.1 Queue block	24
		3.2.2 Header parser block	25
		3.2.3 Lookup entry composer	31

		3.2.4	Signals	. 35
		3.2.5	Simulation test	. 36
	3.3	Flow 7	Fable Controller	. 39
		3.3.1	Flow table controller module $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$. 39
		3.3.2	Signals	. 41
		3.3.3	Simulation test	. 43
	3.4	Action	Processor	. 46
		3.4.1	Action processor module	. 46
		3.4.2	Signals	. 48
		3.4.3	Simulation test	. 49
	3.5	Contro	oller Policy	. 49
		3.5.1	Controller policy module	. 50
		3.5.2	Signals	. 51
		3.5.3	Simulation test	. 52
4	Perf	formar	ace Simulation	53
-	4.1		rces utilization	
	4.2		e time and Sojourn time	
5	Con	clusio	ns and Future Work	59
Re	efere	nces		61
AĮ	open	dices		
Α	Ope	enFlow	Switch Top Level Module	i
в	Pre-	-proces	ssor Module	ix
С	Hea	der Pa	arser Block	xvii
			!	
D	D Lookup Entry Composer Block xxix			XXIX
\mathbf{E}	E Flow Table Controller Top Module xxxv			xxxv
F	F Flow Table Lookup Block xxxix		xxxix	
\mathbf{G}	Con	troller	Policy Module	\mathbf{lv}
н	Pac	ket Fo	rwarding Module	lvii
	- 40			

List of Figures

0.1		17
2.1	OpenFlow Switch [3]	7
2.2	OpenFlow Reactive Module [4]	9
2.3	OpenFlow Proactive Module [4]	9
2.4	Pipeline processing $[3]$	12
2.5	FPGA-based platform [5]	16
2.6	Xilinx Virtex 6 block digram [6]	17
2.7	FPGA plugged in PC	18
3.1	OpenFlow System Architecture	21
3.2	Output Port Lookup	22
3.3	Flow Table Entry Composer	24
3.4	Ethernet Packet	26
3.5	L2 parser state machine	26
3.6	IP header	27
3.7	ICMP header	27
3.8	TCP header	28
3.9	UDP header	28
3.10	SCTP header	28
3.11	L3/L4 (IPv4) parser state machine	29
	ARP header	30
	ARP parser state machine	30
	MPLS header	31
	MPLS parser state machine	31
	Lookup entry composer	32
	Header parser simulation test result	36
3.18	Lookup entry composer simulation test result	37
	Flow entry composer simulation test result	37
	Flow table controller module	39
	Flow table controller state machine	40
	Flow table lookup simulation test results	45
	Writing flow entry simulation test results	45
	Action processor	46

3.25	Action processor simulation test results	49
3.26	Controller policy module	50
3.27	Policy state machine	50
3.28	Controller policy simulation test result	52
4.1	Switch service time	56
	Switch service time	
4.2		57

List of Tables

2.1	The top 5 Controllers available today and the main features	8
2.2	Symmetric messages	10
2.3	Asynchronous messages	11
2.4	Controller-to-switch messages	11
2.5	Main match fields	12
2.6	Main match fields description	13
2.7	Main match fields lengths	14
2.8	OpenFlow actions description	14
2.9	Set-field action	15
2.10	XC6VLX240T main features	17
3.1	Match fields	25
3.2	Ethernet type	27
3.3	IP protocol type	27
3.4	Flow tables and action lists size storage	40
3.5	The 'match' value description	44
3.6	Action	47
3.7	Action flag	47
4 1	Desim supersonu (non onto	53
4.1	Design summary/reports	
4.2	Comparison of OpenFlow switch implementations on three FPGA boards	54
4.3	Performance simulation results	55

List of Algorithms

3.1	Ethernet fields (no L3/L4 fields), program in VHDL	33
3.2	ARP Ethernet type, program in VHDL	33
3.3	MPLS Ethernet type, program in VHDL	34
3.4	IPv4 Ethernet type, program in VHDL	34
3.5	Header parser testbench, program in VHDL	38
3.6	Flow table lookup testbench example, program in VHDL	43

Chapter – Introduction

1.1 Background and Motivation

Network infrastructure has become critical in the Internet and enterprise network. However, with the explosion of mobile devices and the rise of cloud services but with limited available bandwidth, network architecture has become complex which results in that current network capacity can not match users' requirements. Networking technologies exert limitations such as complexity, inconsistent policies, inability to scale and vendor dependence, which can't satisfy high requirements of network architecture in enterprises, homes and schools [7]. At the same time, changing traffic patterns, "IT consumerization", the rise of cloud services and bandwidth limitation trigger the need of new network architecture [7]. Moreover, some network vendors are unhappy that researchers run experiments or test new protocols in their Internet environment, because it may lower or interrupt production traffic. Thus, the network innovation is needed to satisfy more users' requirements and also to optimize the current network.

Recently, Software-Defined Networking (SDN) created by Open Networking Foundation (ONF) attracted many academic researchers and vendors. ONF, a non-profit organization, is responsible to control and publish the different OpenFlow specifications and gives the trademark license "OpenFlow Switching" to companies that adopt this standard. OpenFlow is a new technology based on the SDN concept where is the switch that decides the actions that have to do. OpenFlow technology separates the control plane from the data path and this allows network managers to develop their own algorithms to control data flows and packets, resulting in more efficient network management, more flexibility in response to demands and faster innovation [7]. Furthermore, it implements the control logic on an external controller (typically an external PC) and this controller is responsible for deciding the actions that the switch must perform. The communication between the controller and the data path is made on the network itself, using the protocol that provides OpenFlow (OpenFlow

2 1. INTRODUCTION

Protocol) via Secure Socket Layer (SSL) [7]. Now the researchers are not required to wait for new features to be released from equipment vendors and they can develop intelligent new services rapidly and independently in multiple-vendor environment [8]. Thus, OpenFlow has gained popularity with both academic researchers and industry as a framework for both network research and implementation, due to its advantages (decouple data and controller path, and routing intelligence).

Actually, OpenFlow switch has already been implemented on several different platforms (Linux, OpenWRT and NetFPGA). There are many studies about the OpenFlow switch implementation on FPGA-based platform. Because FPGA-based switches are open-source hardware, which are faster than software-based switch. Besides, FPGA hardware is reprogrammable so that researchers can develop their own OpenFlow switches. And OpenFlow switch prototypes on FPGA-based platform can forward packets at 1-10Gbps. Thus, More and more people care about the OpenFlow switch implementation on FPGA-based platform and try to improve the OpenFlow switch. However, only a few works on the performance analysis of the OpenFlow switch are done. The implementation of OpenFlow Switch on NetFPGA has high latency to insert a new flow into OpenFlow Switch, which is still bottleneck [1]. However, the implementation of distributed multimedia plays (DMP) network nodes indicates lower latency and scalability features on FPGA based platform [2]. Therefore, this project is motivated to implement simulation model of OpenFlow system (data plane and control plane) on FPGA-based platform and also measure the performance metrics of the OpenFlow switch. However, our switch is designed only for research, not for the market. It is observed from the results that the service time and the sojourn time both have almost linear increase with the increase in payload size. Moreover, the results indicate that the switch takes only 2 clock cycles to respond to the writing request of the controller, which decreases the communication time between the switch and the controller.

1.2 Problem Statement

Current network architecture is static and non-programmable. Recently, SDN is appealed to make network programmable. OpenFlow is a typical protocol for SDN, which has gained attention because of its flexibility in managing networks. Many OpenFlow switch implementations have already been done on different platforms, but few works of performance analysis are available. Thus, this project is meant to implement both data plane and control plane on FPGA in order to do the performance simulation.

1.3 Objectives

The main objective of this project has two sides. On one hand, it is to implement OpenFlow Switch (data plane and control plane) using hardware language on FPGAbased platform. The OpenFlow specification v1.1 [3] is implemented in our switch. More specifically, the OpenFlow switch and controller are both implemented on FPGA due to lack of enough Ethernet ports and PCIe communication problem. On the other hand, the performance metrics of the OpenFlow switch are measured, especially the service time (switch and controller) and the sojourn time.

1.4 Methodology

It is implemented on hardware using Xilinx Virtex6 which is plugged into a Linux PC. Additionally, it is designed in VHDL language using ISE design tool. More specifically, flow table entry composer module, flow table controller, action processor, controller policy are implemented on FPGA. Besides, the analysis of the performance metrics is done from the data obtained from the hardware. In order to measure metrics, the method used is to generate packets with different sizes.

1.5 Outline

In Chapter 2, the theoretical background (e.g, SDN, OpenFlow Switch, OpenFlow controller, FPGA-based platform) is introduced in details and previous related works are described briefly. Chapter 3 depicts the details of the OpenFlow switch components (i.e, flow table entry composer module, flow table controller module, action processor module) and the controller (controller policy module). Chapter 4 is dedicated to show the results of performance simulation and comparison of resource utilization with other OpenFlow switches implemented on other platforms . Chapter 5 gives a conclusion, and highlights limitations and suggestions for future research.

Chapter 6

Theoretical Background and Related Work

In this chapter, related theoretical concepts such as software-defined networking (SDN), OpenFlow switch, OpenFlow controller and FPGA-based platform are described in details. It also gives the overview of previous related works.

2.1 Software-defined Networking (SDN)

Current network architecture is static and non-programmable. Network designers can not add new services into current network architecture arbitrarily because of the limitation of networking technologies (e.g., complexity, inconsistent policies, inability to scale and vendor dependence) [7]. Vendor dependence is the main reason of creating Software-Defined Networking (SDN). Recently, SDN has become popular in both academia and industry. Because of it, researchers and developers develop a new service or a new protocol without waiting many years for new features to be released from equipment vendors. More details of SDN can be found in [7].

SDN, created by non-profit ONF (open networking foundation) solved the problem, resulting in more efficient network management, more flexibility in response to demands and faster innovation. SDN in [7] is defined as "an emerging network architecture where network control is decoupled from forwarding and is directly programmable". The main characteristics of SDN include

- Control and data planes are decoupled and abstracted from each other
- Intelligence is logically centralized, resulting in having a global view of network and changing demands
- Underlying network infrastructure abstracted from applications, which makes it possible to develop different applications
- Programmable data plane brings automation and flexibility to networks

6 2. THEORETICAL BACKGROUND AND RELATED WORK

• Faster innovation [9]

Besides, SDN simplifies the network design and operations. For example, researchers and network vendors can program the network without disrupting production traffic and also develop new services rapidly and independently. Moreover, the flexibility of SDN allows network managers to configure, manage, secure, and optimize network resources automatically [7]. With SDN, the static network can evolve into an extensible service delivery platform capable of responding rapidly to changing business, end-user, and market needs. Thus, a variety of networking devices and software currently have adapted OpenFlow-based SDN which delivers substantial benefits to both enterprises and carriers, including

- Centralized management and control
- Improved automation and management
- Rapid innovation
- Programmability
- Increased network reliability and security
- More granular network control
- Better end-user experience [7].

2.2 Advantages of OpenFlow-based SDN

In [10], many advantages of SDN for network administrators are indicated. Firstly, network administrations expand SDN to the network, so network resources can be shared safely by multiple groups of users [10]. Secondly, through SDN, administrators can easily maintain entire virtual networks with their associated compute and storage resources even when VMs are migrated to different hosts [10]. Thirdly, with SDN, administrators can implement load-balancing with an OpenFlow switch and a commodity server [10]. This high cost-effective solution lets administrators better control traffic flow throughout the network to improve network performance. In addition, because administrators strive to expand the benefits of server and storage virtualization to the network, they are limited by the physical network infrastructure itself. However, a virtualized OpenFlow network removes these limitations, allowing administrators to create a flow-based virtual network abstraction that expands the benefits of virtualization to the network level.

2.3 **OpenFlow Architecture**




Figure 2.1: OpenFlow Switch [3]

OpenFlow, as the first standard interface for SDN, has gained popularity within both academia and industry as a framework for both network research and implementation. It provides high-performance and granular traffic control across multiple vendors network devices. Flexibility is the key advantages of OpenFlow compared to existing protocols such as IP and Ethernet. Generally, using OpenFlow results in the following advantages: network virtualization and route distribution [11].

The communication procedure between OpenFlow switch and OpenFlow controller is described briefly here. The OpenFlow switch mainly consists of two flow tables (exact match table and wildcard table) and an interface for modifying flow table entries (e.g, adding, deleting) [3]. The OpenFlow controller decides the path of new packet (unmatched packet). Figure 2.1 describes the OpenFlow Switch briefly. The controller connects to OpenFlow switch via Secure Socket Layer (SSL) and modifies flow table entries through interface. The communication procedure between them is easily understood. For example, unmatched packet is encapsulated and sent to the controller over SSL. Then controller examines it, updates flow table entries and sends it back to the switch. The next arriving packet belonging to the same flow is then forwarded through the switch without consulting the controller. Several vendors have already added OpenFlow to their features such as HP Labs, Cisco researchers, NEC etc. More information about the OpenFlow architecture is described in the OpenFlow Standard[3]. The OpenFlow switch and OpenFlow controller are introduced in detail continually in the following subsection.

2.3.1 OpenFlow Controller

The controller is the main device, responsible for maintaining all of the network rules and distributing the appropriate instructions for the network devices. In other words, the OpenFlow controller is responsible for determining how to handle packets without valid flow entries, and it manages the switch flow table by adding and removing flow entries over the secure channel using the OpenFlow protocol. The controller essentially centralizes the network intelligence, while the network maintains a distributed forwarding plane through OpenFlow switches and routers. For this reason the controller provides an interface to manage, control and administrate the switch's flow tables. Because the network control plane is implemented in software, rather than the firmware of hardware devices, network traffic can be managed more dynamically and at a much more granular level [4]. The controller is able to program a switch through reactive behaviour and proactive behaviour, shown in Figure 2.2 and Figure 2.3. The reactive behaviour takes advantage of the flow table efficiently. In other words, the first packet of flow triggers controller to insert flow entries and the switch limits the utility if control connection lost [12]. While proactive behaviour means that the controller pre-populates flow table in switch and loss of control connection does not disrupt traffic [12]. More information about the OpenFlow controller can be found in the OpenFlow Standard [3]. There are different controller implementations available today, shown in the following Table 2.1.

Controllers	Main characteristic	
Beacon	A fast, cross-platform, modular, Java-based controller	
Deacon	supporting both event-based and threaded operation	
NOX Open-source, a simplified platform written in C++ or Pythor		
Trema	Full-Stack OpenFlow Framework for Ruby/C	
Maestro scalable, written in Java which supports OpenFlow switches		
SNAC using a web-based policy manager to manage the network		

Table 2.1: The top 5 Controllers available today and the main features




Figure 2.2: OpenFlow Reactive Module [4]




Figure 2.3: OpenFlow Proactive Module [4]

2.3.2 OpenFlow Switch

The theory of OpenFlow switch is introduced briefly here. As shown in Figure 2.1, OpenFlow switch mainly consists of three parts: OpenFlow table, OpenFlow secure channel and OpenFlow protocol [3]. Packets are forwarded based on flow tables and controller can modify these flow tables via secure channel using OpenFlow protocol. The flow tables consist of a set of flow entries and each flow entry is associated with actions [3]. When OpenFlow switch receives a packet, it looks up the flow table (comparing received packet header with entries of the flow tables). If the packet header matches the flow table, associated actions are executed. According to the OpenFlow specification [3], actions include packet forwarding, packet modification and addition, removing packet header, dropping packet etc. On the other hand, if the packet doesn't match, it is transmitted to controller and the controller builds a new flow table. More information about the OpenFlow switch is explained in the OpenFlow Standard [3]. The details of OpenFlow components are described in the following section.

2.4 Components of OpenFlow Switch

This section explains three components of OpenFlow Switch: OpenFlow protocol, OpenFlow flow tables and OpenFlow channel.

2.4.1 OpenFlow protocol

Three message types are defined in the OpenFlow protocol: *controller-to-switch*, *asynchronous* and *symmetric* [3]. Symmetric messages (see Table 2.2) are used to keep connection between the controller and the switch. Asynchronous messages (see Table 2.3) are sent from the switch to the controller to denote a packet arrival, switch state change, or error [3]. While controller-to-switch message (see Table 2.4) is sent from controller to switch. Controller can manage and modify the state of OpenFlow switch through those messages.

Symmetric messages	Description
Hello	Exchanged upon connection startup
Echo	Request/reply messages from the switch or the controller
ECHO	Measures the latency or bandwidth of a connection
Experimenter	Offer additional functionality

 Table 2.2:
 Symmetric messages

Asynchronous messages	Description
Packet-in	Sent to the controller for unmatched packets
Flow-Removed	Remove as an idle timeout or a hard timeout occurs
Port-status	Send to the controller as port state changes
Error	Notify the controller of problems


 Table 2.3:
 Asynchronous messages

 Table 2.4:
 Controller-to-switch messages

Controller-to-switch messages	Description
Features	Query capabilities of a switch
Configurations	Set and Query configuration parameters
Modify-State	Add/delete and modify flows/groups table
	Set switch port properties
Read-State	Collect statistics
Packet-out	Send packets out of a specified port
	Forward packets received via Packet-in
Barrier	Ensure message dependencies

2.4.2 OpenFlow flow tables

This subsection introduces components of OpenFlow tables, along with the mechanics of matching and action handling. OpenFlow switch has two flow tables: exact match table and wildcard match table. Each flow table includes many flow entries. Main components of a flow entry in a flow table include the match fields (matching against packets), counters (updating for matching packets) and instructions (modifying action set) [3]. Packet flow through the pipeline processing is shown in Figure 2.4. The incoming packet is looked up orderly through each flow table. If the packet matches a flow entry, pipeline processing stops and the corresponding action is executed. If the packet does not match, the default is to send the packet to the controller. In our design, two match fields associated with actions are designed (exact match table and wild card table), which is described further in Chapter 3.






Figure 2.4: Pipeline processing [3]

Fields	When applicable
Ingress port	All packets
Metadata	All packets
Ethernet source address	All packets on enabled ports
Ethernet destination address	All packets on enabled ports
Ethernet type	All packets on enabled ports
VLAN id	packets with VLAN tags
VlAN priority	packets with VLAN tags
MPLS label	packets with MPLS tags
MPLS traffic class	packets with MPLS tags
IPv4 source address	IPv4 and ARP packets
IPv4 destination address	IPv4 and ARP packets
IPv4 protocol/ARP opcode	IPv4, IPv4 over Ethernet, ARP packets
IPv4 ToS bits	IPv4 packets
Transport source port/ICMP Type	TCP, UDP,SCTP, and ICMP packets
Transport destination port/ICMP Code	TCP, UDP,SCTP, and ICMP packets

Table 2.5: Main m	natch fields
Table 2.5: Main n	laten neids

As for match fields, it is used to lookup the flow table depending on the packet type. Each entry in flow table contains a specific value. Table 2.5, Table 2.6 and Table 2.7 list the contents of the required match fields and details on the properties of each field of the OpenFlow specification v1.1 [3]. It can be seen from those tables that each header field has fixed size and is placed in the specific position of the match field. Flow table design procedure is explained further in Chapter 3.

Fields	When applicable		
Ingress port	a physical or switch-defined virtual port		
Metadata			
Ethernet source address	Can use arbitrary bitmask		
Ethernet destination address	Can use arbitrary bitmask		
Ethernet type	after VLAN tags		
VLAN id	VLAN identifier		
VlAN priority	VLAN PCP field		
MPLS label	MPLS tags		
MPLS traffic class	MPLS tags		
IPv4 source address	subnet mask or arbitrary bitmask		
IPv4 destination address	subnet mask or arbitrary bitmask		
IPv4 protocol/ARP opcode	ARP opcode (lower 8 bits)		
IPv4 ToS bits	upper 6 bits		
Transport source port/ICMP Type	ICMP Type(lower 8 bits)		
Transport destination port/ICMP Code	ICMP Type(lower 8 bits)		

 Table 2.6:
 Main match fields description

As for instructions, it mainly consists of action set which is associated with each packet. Supported instructions include **Apply-Actions**, **Clear-Actions**, **Write-Actions**, **Write-Metadata** and **Goto-Table** [3]. The action list (see Table 2.8) is included in the *Apply-Actions* as well as in the *Packet-out* message. The matched packets are forwarded and also modified according to the action list. After matching, the header field shown in Table 2.9 is required to be updated in the packets. However, only *Output* action is implemented in our OpenFlow switch. More details of forwarding action are introduced in Chapter 3.

Fields	Bits
Ingress port	32
Metadata	64
Ethernet source address	48
Ethernet destination address	48
Ethernet type	16
VLAN id	12
VlAN priority	3
MPLS label	20
MPLS traffic class	3
IPv4 source address	32
IPv4 destination address	32
IPv4 protocol/ARP opcode	8
IPv4 ToS bits	6
Transport source port/ICMP Type	16
Transport destination port/ICMP Code	16

 Table 2.7:
 Main match fields lengths

 Table 2.8:
 OpenFlow actions description

Actions	Description		
Output (Required)	Forwards to a specific port		
Set-Queue (Optional)	Sets queue id		
Drop (Required)	Drop packets with no output actions		
Group (Required)	Process the packet through the specified group		
Push-Tag/Pop-Tag (Optional)	Push and pop VLAN, MPLS, PBB tags		
Set-Field (optional)	Modify the values of the packet header field		

Set-field ActionsSet Ethernet source MAC addressSet Ethernet destination MAC addressSet Ethernet destination MAC addressSet VLAN IDSet VLAN prioritySet VLAN prioritySet MPLS labelSet MPLS traffic classSet MPLS TTLDecrement MPLS TTLSet IPv4 source addressSet IPv4 destination addressSet IPv4 TTLSet transport source portSet transport destination port	
Set Ethernet destination MAC address Set VLAN ID Set VLAN priority Set VLAN priority Set MPLS label Set MPLS traffic class Set MPLS TTL Decrement MPLS TTL Set IPv4 source address Set IPv4 destination address Set IPv4 destination address Set IPv4 ToS bits Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set-field Actions
Set VLAN ID Set VLAN priority Set MPLS label Set MPLS traffic class Set MPLS TTL Decrement MPLS TTL Set IPv4 source address Set IPv4 destination address Set IPv4 destination address Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL	Set Ethernet source MAC address
Set VLAN prioritySet MPLS labelSet MPLS traffic classSet MPLS TTLDecrement MPLS TTLSet IPv4 source addressSet IPv4 destination addressSet IPv4 destination addressSet IPv4 ToS bitsSet IPv4 ECN bitsSet IPv4 TTLDecrement IPv4 TTLSet transport source port	Set Ethernet destination MAC address
Set MPLS label Set MPLS traffic class Set MPLS TTL Decrement MPLS TTL Set IPv4 source address Set IPv4 destination address Set IPv4 ToS bits Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set VLAN ID
Set MPLS traffic class Set MPLS TTL Decrement MPLS TTL Set IPv4 source address Set IPv4 destination address Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set VLAN priority
Set MPLS TTL Decrement MPLS TTL Set IPv4 source address Set IPv4 destination address Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set MPLS label
Decrement MPLS TTL Set IPv4 source address Set IPv4 destination address Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set MPLS traffic class
Set IPv4 source addressSet IPv4 destination addressSet IPv4 ToS bitsSet IPv4 ECN bitsSet IPv4 TTLDecrement IPv4 TTLSet transport source port	Set MPLS TTL
Set IPv4 destination address Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Decrement MPLS TTL
Set IPv4 ToS bits Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set IPv4 source address
Set IPv4 ECN bits Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set IPv4 destination address
Set IPv4 TTL Decrement IPv4 TTL Set transport source port	Set IPv4 ToS bits
Decrement IPv4 TTL Set transport source port	Set IPv4 ECN bits
Set transport source port	Set IPv4 TTL
	Decrement IPv4 TTL
Set transport destination port	Set transport source port
	Set transport destination port
Copy TTL outwards	Copy TTL outwards
Copy TTL inwards	Copy TTL inwards

Table 2.9: Set-field action

2.4.3 OpenFlow Channel

OpenFlow switch connects to the controller through the OpenFlow channel. Through this interface, the controller can manage and modify the flow table. The OpenFlow channel may be run over TCP, and is usually encrypted [3]. Moreover, all OpenFlow channel messages between OpenFlow switch and controller must be formatted according to the OpenFlow protocol [3].

2.5 FPGA-based platform

This section introduces a hardware architecture in NTNU. The board (XC6VLX240T device) used in our OpenFlow switch is Virtex-6 from Xilinx, which is also used in the implementation of distributed multimedia plays (DMP) network nodes, and it indicates lower latency and scalability features on FPGA based platform [2]. Figure

2.5 is the picture of ML605 and Figure 2.6 illustrates the block diagram of ML605. The Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on innovation as soon as their development cycle begins, which provides the newest, most advanced features [13]. The main features of ML605 are shown in Table 2.10. It can be seen from Figure 2.6 that it has high speed interface (SFP), 200 MHz clock, compatible with 10/100/1000 Ethernet PHY (MII/GMII/RMII) and supports PCIe $\times 8$ edge connector [6]. In addition to the high-performance logic fabric, Virtex-6 FPGAs contain many built-in system-level blocks. These features allow designers to build the highest levels of performance and functionality into FPGA-based systems. More features of the FPGA-platform are described in [13].




Figure 2.5: FPGA-based platform [5]

2.5. FPGA-BASED PLATFORM 17




Figure 2.6: Xilinx Virtex 6 block digram [6]

Logic cells	Configu	rable Logic Blocks	BRAM	PCIe	PCIe Ethernet port	I/O
Logic cens	Slices	DRAM (Kb)	Max(Kb)			
241,152	37,680	3,650	$14,\!976$	2	1	720

Table 2.10:XC6VLX240T main features

In the current work, PC and FPGA are the two hardware sections. FPGA board is plugged into PC through PCI slots (see Figure 2.7). Our hardware platform only has one Ethernet port, which limits the OpenFlow switch implementation. However, the simulation model of OpenFlow switch is implemented on this FPGA-based paltform, which is to test the performance of OpenFlow switch. In our OpenFlow switch implementation, the design environment is as follows:

• ML605 board with XC6VLX240T FPGA

18 2. THEORETICAL BACKGROUND AND RELATED WORK

- Intel Core i7 CPU 2.8 GHz 930 (4 core, 8 thread processor)
- Linux Ubuntu 10.04 LTS (2.6.32-41-generic)
- Motherboard: Gigabyte, X58A–UD7
- Xilinx ISE 14.7



Figure 2.7: FPGA plugged in PC

2.6 Related Work

Many OpenFlow switches have already been implemented in different platforms such as Linux (software), OpenWRT (software) and NetFPGA (hardware). Hardware/commercial switches (e.g, HP ProCurve, NEC IP8800) and software/Test switches (NetFPGA switch, OpenWRT) have been released and used in real network

environments. Switches are open sources and can be found on the website so that everyone can download for using or modifying. This section briefly introduces some related work about current OpenFlow switch implementations.

[1] describes the Type-0 OpenFlow switch implementation on the NetFPGA platform. NetFPGA used in [1] is a Gigabit rate networking hardware, consisting of a PCI card with an FPGA, memory, and four 1-Gig Ethernet ports. This implementation could hold more than 32,000 exact-match flow entries running across four ports and the exact-match flow table can be expanded to more than 65000 entries. The implementation enhances flexibility and reusability of hardware. The performance results claim that it takes 11 μ s to insert a new flow into switch due to the PCI bus bottleneck [1]. At the same time, the bottleneck of their OpenFlow switch is that it has 240 bits flow header entry currently along with the actions, which can be aggravated when packet re-injected from controller into switch using the same communication channel (PCI bus). Additionally, OpenFlow switch can provide many functionalities at lower logic gate cost in comparison with IPv4 Router, the NIC and the learning Ethernet switch [1].

While another OpenFlow switch implemented on NetFPGA can hold more than 100000 flow entries and it is also capable of running at line-rate across the four NetFPGA ports [14]. In the software plane, OpenFlow reference software implementation is extended by using a new δ FA data structure to create the rules instead of hash function, which is more advanced than the switch implemented on the NetFPGA. This switch provides a flexible packet forwarding architecture based on regular expression [14]. Besides, it also enables the standard-compliant OpenFlow switching, which can be easily reconfigured through its control plane to support other kinds of applications [14]. Furthermore, the performance analysis is also done in this article. The results of performance analysis indicate that the switch is able to process all traffic data even in the case of a Gigabit link saturated with minimum-sized packets [14].

Because low-level Verilog RTL severely limits the portability of OpenFlow switch, the switch in [15] is implemented with Bluespec System Verilog (BSV) which is a high-level HDL, and addresses the challenges of its flexibility and portability. The design comprises of approximately 2400 lines of BSV code. This switch meets the OpenFlow 1.0 specification and achieves a line rate of 10 Gbps, which is highly modular and parameterized, and makes use of latency-insensitivity, split-transaction interfaces and isolated platform-specific features [15]. In this article, the OpenFlow Switch is also ported into NetFPGA-10G, the ML605 (Xilinx) and DE4 (Altera). The exact match flow tables of this switch is implemented on both Block RAM and DRAM. It is found that it has lower pipeline latency of 19 cycles for a packet to go from ingress to egress when implementing exact flow tables on Block RAM

20 2. THEORETICAL BACKGROUND AND RELATED WORK

[15]. Furthermore, the switch is implemented in two configurations, one is in an FPGA communication with controller via PCIe or the serial link, another is in an FPGA-based MIPS64 softcore. It is found that the switch responds to controller requests in less cycles used with the PCIe than serial link [15].

The related works about OpenFlow switch implementation have already mentioned above and most of OpenFlow switches are implemented on the NetFPGA. Except these related works, there is limited number of studies on performance analysis of the OpenFlow switch.


In order to improve the OpenFlow switching performance, the mechanisms are introduced in [16] and [17]. An architectural design is proposed to improve the lookup performance of OpenFlow switching in Linux by using a standard commodity network interface card. The results in [16] show a packet switching throughput increase of up to 25 percent compared to the throughput of regular software-based OpenFlow switching [16]. Instead, the results in [17] show a 20 percent reduction using network processor based acceleration cards to perform OpenFlow switching [17]. However, only one paper studies the performance measures of OpenFlow [18]. It is concluded that the OpenFlow implementation in Linux systems can offer very good performance and it shows good fairness capability in dealing with multiple flows [18]. Furthermore, it is also found from the results that large forwarding tables are generated due to L2 switching [18]. [19] also studies the performance measurements of not only OpenFlow switch but also OpenFlow controller. In [19], a performance model of an OpenFlow system is provided, which is based on the results from queuing theory and is verified by simulations and measurement experiments with a real OpenFlow switch and controller. The results in this article show that the sojourn time mainly depends on the processing speed of the OpenFlow controller [19]. Moreover, it indicates that lower is the coefficient of variation when the probability of new flows arriving at the switch is higher, but longer is the sojourn time [19].

Thus, it can be seen from the description above that OpenFlow-SDN has already appealed to some attentions in both researchers and vendors. At the same time, the increasing number of researchers gradually has implemented their own OpenFlow switch on FPGA-based platform. The OpenFlow network implementation described in this thesis is a little different from the related work. Our work is to do the simulation test of OpenFlow performance so that data plane and control plane are both implemented on FPGA (Virtex6). OpenFlow switch design framework is explained in details in the following chapter.

Chapter OpenFlow Switch Design Framework

As it is mentioned in the previous chapter, the OpenFlow network architecture includes the OpenFlow switch, the OpenFlow controller and a secure channel based on the OpenFlow protocol which connects the OpenFlow switch to the OpenFlow controller. In this chapter, the main modules of OpenFlow switch designed on FPGA are described in detail, which are flow table entry composer, flow table controller, action processor and controller policy.

3.1 OpenFlow Switch Framework



3.1.1 Brief description

Figure 3.1: OpenFlow System Architecture

In our OpenFlow switch design, OpenFlow datapath receives the packets via packet generator. All peripherals share the same clocks (100MHz) and a reset. However, only the composed flow entry goes to the flow table controller module. 64bit pipelines are beneficial for executing many tasks per clock and also for successful FPGA implementation. Since there is the only one Ethernet port, four datapath pipelines are designed to simulate more ports with using input queue and output queue as a switching facility in the top level module. Incoming packets from each physical input port go through dedicated pipeline. Figure 3.1 illustrates the OpenFlow system architecture and the brief framework of the OpenFlow switch design. The packets are generated, and have to stay in the output queue after being processed due to only one Ethernet port. The main three parts of OpenFlow architecture are the input queue module, the output port lookup module and the output queue module. The input queue and the output queue both consist of generic modules generated by two IP cores (FIFO generator [20] and Block RAM [21]) supported by Xilinx design tools (ISE 14.7 [22]). Each input queue connects to each port and buffers the received packets. And the sizes of both the FIFO queue block and buffer block are $64 \text{ (width)} \times 1024 \text{ (depth)}$. The output port lookup module, clearly shown in Figure 3.2, is the most important part in the OpenFlow switch design framework, mainly consisting of flow table entry composer, flow table controller and action processor.




Figure 3.2: Output Port Lookup

When new packets generated from the packet generator stream into the OpenFlow

switch, important header information is extracted and then composed into fixed format which is compared with the flow table entries in two flow tables (exact match table and wildcard table). At the same time, incoming packets are buffered in the input FIFO buffer block, waiting for being forwarded. Then the matching results associated with forwarding action are sent to the action processor in order to tell the action processor how to deal with the packet (forwarding to the corresponding output queue). If the packet matches, it is forwarded to the corresponding output port according to the forwarding information in the action list. While if it doesn't match, the OpenFlow switch requests to the controller policy model to make decision of this unmatched packet. The policy of the controller policy module is to add flow entry information including the flow entry, the flow mask and the action. Here, both matched packets and unmatched packets are forwarded to the output queues finally. Output port lookup module and the policy module are depicted more in the following section.

3.2 Flow Table Entry Composer

After going through the FIFO queue, the packet initially goes to the flow table entry composer module. In this section, the implementation of flow table entry composer is described.

The purpose of the flow table entry composer is to extract packet headers and organizes them as a fixed form of the flow table entry. Figure 3.3 shows the process of the flow table entry composer module. It can be seen from Figure 3.3 that it is made up of the input FIFO queue block, header parser block, lookup entry composer block. Here, input FIFO queue block is also generated by IP cores (FIFO generator [20]). When a new flow comes in, the header fields are extracted. After being parsed, these extracted header information are composed into the flow entry with the fixed format in the lookup entry composer block. Then the composed flow entry is sent to flow table table modules for matching.




Figure 3.3: Flow Table Entry Composer

3.2.1 Queue block

Input FIFO queue block is a common block for OpenFlow switch architecture to reduce back pressure situation, also used in other modules. The FIFO block and output buffer block generated by FIFO generator IP cores [20] both buffer the incoming packets. The input FIFO block buffers incoming packets for parsing header. While the output buffer block buffers the incoming packets for action processor and also synchronous with parsed header. The buffer size (64×1024) is sufficient to store data until finishing header parsing.

3.2.2 Header parser block

Field	Bits
Match fields	256
Ingress port	8
Ethernet source address	48
Ethernet destination address	48
Ethernet type	16
VLAN id	12
VlAN priority	3
MPLS label	20
MPLS traffic class	3
IPv4 source address	32
IPv4 destination address	32
IPv4 protocol/ARP opcode	8
IPv4 ToS bits	6
IPv6 source address	128
IPv6 destination address	128
Transport source port/ICMP Type	16
Transport destination port/ICMP Code	16

Table	3.1:	Match	fields
Table	O.T.	materia	noius

Header parser module extracts L2 header information (dl_parser block) and also L3/L4 header information (ip_tp_parser block, ipv6_tp_parser block, arp_parser, mpls-parser block). Each header field has the exact position in the packet. Thus, the important header fields can be extracted according to their exact positions in Ethernet frame. Table 3.1 shows the header fields that are extracted from the packet in our design according to the match fields described in OpenFlow specification v1.1 [3].

According to the Table 3.1, Ethernet source/destination address, VLAN ID, priority (if VLAN tag) and Ethernet type need to be extracted from L2 header. Figure 3.4 illustrates the structure of Ethernet frame with and without VLAN tag (0x8100) or QinQ tag (0x8a88). Figure 3.5 illustrates the process of getting L2 header fields. When the Ethernet packets (64 bits per clock) come in, Ethernet source/destination addresses are extracted firstly. At the same time, header parsing

signal is sent to lookup entry composer which waits for receiving the extracted fields. If VLAN tag is found in the packet, VLAN ID and VLAN priority are obtained from the packet. Different Ethernet types (see Table 3.2) are detected through if statements. If one of those types is found, the corresponding header fields are extracted further. Otherwise, header parser block stops to parse further.




Figure 3.4: Ethernet Packet




Figure 3.5: L2 parser state machine

Ethernet type	IPv4	ARP	MPLS unicast	MPLS multicast
Content	0x0800	0x0806	0x8847	0x8848

 Table 3.2:
 Ethernet type

If Ethernet type is IPv4, ip_tp_parser starts to work. The structure of IP, ICMP, TCP/UDP and SCTP headers are described in Figure 3.6, Figure 3.7, Figure 3.8 and Figure 3.9 respectively. In L3, IP source/destination address, IPv4 protocol and IPv4 TOS need to be extracted from the IP header. Moreover, source/destination ports (TCP/UDP/SCTP) or ICMP type and ICMP code need to be extracted from L4 header. Figure 3.11 illustrates the procedure of ip_tp_parser. Besides, IP protocol type is also detected through if statements. If IP protocol is TCP, UDP, SCTP or ICMP (see Table 3.3), the packet is parsed further in order to extract the corresponding header fields. Otherwise, the match fields of L4 are put null.

Table 3.3:IP protocol type

IP protocol type	TCP	UDP	SCTP	ICMP
Content	0x06	0x11	0x84	0x01

Bits						
0	4 8	B 1	6 1	9		
Version	Length	Type of Service		Total Length		
	Identif	ication	Flags Fragment Offset			
Time t	o Live	Protocol	Header Checksum			
		Source A	ddress			
Destination Address						
Options						
		Data	а			

Figure 3.6: IP header

0		8	16 :	32
	Туре	Code	ICMP checksum	
	Identifier		Sequence	
		Subm	et mask	

Figure 3.7: ICMP header





Figure 3.8: TCP header



No Sequence Or Acknowledgment Fields

Figure 3.9: UDP header




Figure 3.10: SCTP header




Figure 3.11: L3/L4 (IPv4) parser state machine

If Ethernet type is ARP, arp_parser (Figure 3.13) starts to work. The ARP opcode, sender IP address and target IP address in the ARP header fields (Figure 3.12) are extracted.

(BITS —	0000
8	8	8	8
HARDW	ARE TYPE	PROTO	COL TYPE
HARDWARE ADDRESS LENGTH	PROTOCOL ADDRESS LENGTH	OPEF	RATION
	SENDER HARDW (OCTET		
	WARE ADDRESS TS 4-5)		P ADDRESS ETS 0-1)
	P ADDRESS ETS 2-3)		WARE ADDRESS ETS 0-1)
	TARGET HARDV (OCTE	VARE ADDRESS TS 2-5)	
	TARGET IP	ADDRESS	

Figure 3.12: ARP header




Figure 3.13: ARP parser state machine

It can be seen from Figure 3.14, MPLS label length is 20 bits and MPLS traffic

class is 3 bits in MPLS header fields. If Ethernet type is MPLS, mpls_parser state machine (Figure 3.15) starts to extract MPLS label and MPLS traffic class.




Figure 3.14: MPLS header




Figure 3.15: MPLS parser state machine

3.2.3 Lookup entry composer

The lookup entry composer block is ready to compose when the header parser block begins to work (dl_start $\langle = '1' \rangle$). The lookup entry composer block organizes all the parsed fields received from the header parser block into a specific format. All extracted fields have their own specific position in the lookup entry (lu_entry). This

block consists of three state machines shown in Figure 3.16: parsing-status check, request-latch and flow-table module interface. Parsing-status checks state machine is to communicate with the preceding header parser block. Request-latch state machine is used to compose these extracted header fields into lookup entry format. Finally, flow table controller interface state machine is to transfer signals to the following flow table controller module.




Figure 3.16: Lookup entry composer

The content of the flow entry is different due to the different Ethernet types and IP protocol types. Each extracted field is put into the exact position in the flow entry. The structure of the flow entry these header fields defined in our design is shown in the following algorithms. It can be seen from these algorithms (see Algorithm 3.1, Algorithm 3.2, Algorithm 3.3 and Algorithm 3.4) that the extracted fields are put in the exact positions of the flow entry.

```
if (dl_done='1' and ip_tp_done='0' and arp_don ='0' and mpls_done='0')then
         int_entry <= src_port</pre>
                                        --input port
                       & dl_src
                                        --Ethernet source address
                       & dl_dst
                                        --Ethernet destination address
                       & dl ethtype
                                       --Ethernet type
                                        --Ethernet VLAN
                       & dl_vlantag
                       & X"00000000"
                                        --IPv4 source address
                       & X"00000000"
                                        -- IPv4 destination address
                       & X"00"
                                        --IPv4 protocol type
                       & X"00"
                                        --IPv4 TOS
                       & X"0000"
                                        --transport layer source port
                       & X"0000"
                                        --transport layer destination port
                       & X"00";
         compose_done <= '1';</pre>
         int_req_nxt := '1';
         req_latch_state_nxt <= RL_WAIT_REQ;</pre>
```

Algorithm 3.1 Ethernet fields (no L3/L4 fields), program in VHDL.

Algorithm 3.2 ARP Ethernet type, program in VHDL.

```
elsif (dl_done = '1' and arp_done = '1') then
  int_entry <= src_port</pre>
                               --input port
                               --Ethernet source address
                & dl src
                & dl_dst
                               --Ethernet destination address
                & dl_ethtype --Ethernet type
                & dl_vlantag --Ethernet VLAN
                & arp_ip_src --ARP source address
                & arp_ip_dst
                               --ARP destination address
                               --ARP operation code
                & arp_opcode
                & X"00"
                                --IPv4 TOS
                                --transport layer source port
                & X"0000"
                & X"0000"
                                --transport layer destination port
                & X"000000000";
    compose_done <= '1';</pre>
    int_req_nxt := '1';
    req_latch_state_nxt <= RL_WAIT_REQ;</pre>
```

```
Algorithm 3.3 MPLS Ethernet type, program in VHDL.
        elsif (dl_done = '1' and mpls_done = '1') then
         int_entry <= src_port</pre>
                                      --input port
                       & dl_src
                                     --Ethernet source address
                       & dl dst
                                     --Ethernet destination address
                       & dl_ethtype --Ethernet type
                       & dl_vlantag --Ethernet VLAN
                       & mpls_lable --MPLS label
                       & mpls_tc
                                     --MPLS traffic class
                       & X"00000000"
                       & X"00000000"
                       & X"0000"
                       & X"0000"
                       & B"0";
           compose_done <= '1';</pre>
           int_req_nxt := '1';
           req_latch_state_nxt <= RL_WAIT_REQ;</pre>
```

Algorithm 3.4 IPv4 Ethe	rnet type, program	n in VHDL.
elsif (dl_done	= '1' and ip_t	p_done = '1') then
<pre>int_entry <=</pre>	<pre>src_port</pre>	input port
	& dl_src	Ethernet source address
	& dl_dst	Ethernet destination address
	& dl_ethtype	Ethernet type
	& dl_vlantag	Ethernet VLAN
	& ip_src	IPv4 source address
	& ip_dst	IPv4 destination address
	& ip_tos	IPv4 TOS
	& tp_src	transport layer source port
	& tp_dst	transport layer destination port
	& X"00";	
compose_done	e <= '1';	
int_req_nxt	:= '1';	
req_latch_st	ate_nxt <= RL_N	WAIT_REQ;

3.2.4 Signals

The signals transferred between modules are listed and described here. (1) Signals to the flow table controller module

lu_entry (3-0) (256 bits, output):

- Flow table entry (256 bits) organized by lookup composer block for matching against flow table
- Latched when a request (lu_req) to flow table controller is active and released when an acknowledgement (lu_ack) from flow table controller is received

lu_req (3-0) (output):

- Lookup request generated by lookup composer block to flow table controller
- Action processor also uses it to start reading packet out of output_pkt_buf
- Active until an acknowledgement (lu_ack) from flow table controller is received

(2) Signals from the flow table controller

lu_ack (3-0) (input):

- Generated by flow table controller module
- The flow table lookup request is accepted but not finished when asserted
- Releasing lu_req and lu_entry
- (3) Signals to the action processor module

packet (64 bits, output):

- Sent when FIFO read_enable is asserted that means a matching field is found
- Sent 64 bits per clock

3.2.5 Simulation test

The testbench in VHDL is written to test that the functions of header parser block, lookup entry composer block and the whole flow table entry composer module. The testing packet (1024 bits) is written in the testbench files for the simulation and the packet is generated every 64 bits per clock. The simulation test result is shown in Figure 3.17. Algorithm 3.5 shows the example of the testbench. Figure 3.17 shows that the important header fields are extracted correctly and these fields are composed correctly into lu_entry (see Figure 3.18). Figure 3.19 shows the simulation results of the top module of these two main blocks, which also indicates that this module works correctly.



Figure 3.17: Header parser simulation test result




Figure 3.18: Lookup entry composer simulation test result




Figure 3.19: Flow entry composer simulation test result

Algorithm 3.5 Header parser testbench, program in VHDL.

```
process
  begin
    wait for 100 ns;
    fifo_empty <='0';</pre>
    tx_data <= X"98989898989898e4e4";</pre>
    wait for 10 ns;
    tx data <= X"e4e4e4e481007577";
    wait for 10 ns;
    tx_data <= X"0800855808008806";</pre>
    wait for 10 ns;
    tx data <= X"11111111111111111;</pre>
    wait for 10 ns;
    tx data <= X"222222222222222;</pre>
    wait for 10 ns;
    tx data <= X"3333333333333333;;
    wait for 10 ns;
    tx data <= X"44444444444444;
    wait for 10 ns;
    tx_data <= X"11111111111111111;;</pre>
    wait for 10 ns;
    tx_data <= X"22222222222222;</pre>
    wait for 10 ns;
    tx_data <= X"33333333333333333;;</pre>
    wait for 10 ns;
    tx_data <= X"444444444444444";</pre>
    wait for 10 ns;
    tx_data <= X"555555555555555;;;</pre>
    wait for 10 ns;
    tx data <= X"6666666666666666";</pre>
    wait for 10 ns;
    tx_data <= X"7777777777777777;;</pre>
    wait for 10 ns;
    tx data <= X"22222222222222;;</pre>
    wait for 10 ns;
    almost_empty <= '1';</pre>
    tx_data <= X"3333333333333333;;</pre>
    wait for 10 ns;
    fifo_empty <='1';</pre>
    almost_empty <= '0';</pre>
    wait for 10 ns;
  end process;
END;
```

3.3 Flow Table Controller

The lookup entry is looked up in flow table controller module after being parsed and being extracted. This section explains the entire procedure of looking up flow tables and writing flow entries.

3.3.1 Flow table controller module




Figure 3.20: Flow table controller module

Figure 3.20 illustrates the main components of the flow table controller module including the request selection, the exact match table, the wildcard match table, the action, the comparator and also the controller policy. Flow table controller module manages the flow tables and handles all the requests (lookup requests from the flow table composer module and the writing request from the controller policy).

The process of looking up flow table and writing the flow entry is described in Figure 3.21. When a port queries if there is a matching field, it consults both exact match table and wildcard table. Round Robin scheduling is used in request selection block in order to schedule all the requests fairly. Exact match table and wildcard match table are flow entries storage and flow masks storage respectively. While action stores the action information. Table 3.4 shows the storage size of two flow tables and the action (16 bits). Moreover, the mask field is defined to include

Ethernet source address and Ethernet destination address in our implementation. Exact match table, wildcard match table and the action are implemented by BRAM [21]. Then the lookup entry (lu_entry) is sent to the comparator block when lookup request (lu_req = '1') is handled. In the comparator block, the received lookup entry is compared with the flow entries read from the exact match table and masks read from the wildcard match table through 'for-loop' statements. If a matching entry is found, the corresponding action is grabbed from the action storage and is also sent to the action processor module. Besides, if it matches both exact match table and wildcard match table, then the action for the exact match table is used. If there is no matching field, a policy request is sent to the controller policy module. The controller policy module is explained further in the following subsection.

Table 3.4: Flow tables and action lists size storage

BRAM	Exact match table	Wildcard match table	Action
width (bits) \times depth	256×1024	256×1024	256×1024




Figure 3.21: Flow table controller state machine

3.3.2 Signals

The signals transferred between modules are listed and described following: (1) Signals of the flow entry composer module query and respond

lu_req (3-0) (input):

• This port has a lookup query when asserted one and it is set to zero when lu_ack is consumed by flow entry composer

```
lu_entry (3-0) (256 bits, input):
```

• It is parsed header information (256 bits) to be matched against two flow tables

lu_ack (3-0) (output):

- Sent from this module when lu_req is accepted and lu_entry is started to be looked up, but the process hasn't been done or action is ready
- It is asserted to one for one-clock period

lu_done (3-0) (output):

- Sent from this module when the lookup process is finished and action is ready
- It is asserted to one also for one-clock period
- (2) Signals to the controller policy module

```
add_entry_reply (input):
```

- It is same as lu_req and an entry information is ready to be written when asserted to one
- Keep asserting 0 or 1 until add_entry_done is asserted

add_entry (256 bits, input):

• Flow entry to be written

add_mask (256 bits, input):

• Flow mask to be written

action (256 bits, input):

• Action list to be written

no_match_entry (256 bits, output):

• Lookup entry is sent to the controller policy when no matching field is found

policy_req (output):

• Asserted to one when no matching field is found

add_entry_done (output):

- It is same as lu_done and asserted to one when flow entry and flow mask are written successfully
- (3) Signals to the action processor module

```
match (output):
```

• Notify signal is sent to the action processor to tell it that it is ready to forward the matching packet

action_out (256 bits, output):

• Sent to the action processor when matching field is found

3.3.3 Simulation test

```
Algorithm 3.6 Flow table lookup testbench example, program in VHDL.
stim_proc1: process
begin
wait for 100 ns;
lu_req1<= '1';</pre>
lu_req2<= '1';</pre>
lu entry2<=X"02e4e4e4e4e4e4e4989898989898980800757711112222222222211582222333300";
lu_req3<= '1';</pre>
lu req4<= '1';
add_entry_reply <= '1';</pre>
add_entry<=X"02e4e4e4e4e4e4e49898989898989808007577111122222222222211582222333300";
wait for 10 ns;
lu req1 <= '0';
wait for 10 ns:
lu_req2 <= '0';
wait for 10 ns;
lu req3 <= '0';
wait for 10 ns;
lu req4 <= '0';
wait for 10 ns;
add_entry_reply <= '0';</pre>
wait for 10 ns;
add_entry_reply <= '1';</pre>
lu req2<= '1';
lu_entry2<=X"02e4e4e4e4e4e4e49898989898989808007577111122222222222211582222333300";
end process;
END:
```

The Algorithm 3.6 illustrates the example of the flow table lookup testbench. In this testbench, four lookup requests with four entries and one write request with the flow entry information (flow entry, mask and action) are generated. This testbench is to test two results in two conditions. One, it is to test the lookup function when the new flow entry enters. If four new requests come in at the same time, one request is handled per clock using Round Robin schedule. It can be seen from Figure 3.22 that policy_req is asserted to one and no_match_entry is sent out orderly when no matching fields (match <= '0000').

 Table 3.5:
 The 'match' value description

match	description
0000	no matching is found
0001	packet sent from the first port matches
0010	packet sent from the second port matches
0100	packet sent from the third port matches
1000	packet sent from the fourth port matches

The description of different 'match' values is shown in Table 3.5. Thus, the simulation results show that the flow table lookup function works correctly. And two, the add_entry_reply is asserted to one and the flow entry information of the second port is generated (add_entry and add_mask) in the testbench for testing the function of the writing flow entry. It can be seen from Figure 3.23 that the same lookup entry (lu_entry2 <= X"02e4e4e4e4e49898989898980800757711112222222222222115822223 33300") from the second port is sent again to this module after a few time. And the result of 'match' is '0010' which means it has the matching field. In other words, it indicates that the flow entry information has already been written into flow tables successfully when the previous writing request comes.

				116.575 ns							
Name	Va	110 ns	115	s	120 ns	125 ns	130 ns	135 ns	140 ns	145 ns	150
🕼 ascik	1										
1 asresetn	Θ										
le lu_req1	Θ										
ပြို့ lu_req2	1										
🕼 lu_req3	1										
🕼 lu_req4	1										
Iu_entry1[255:1	012						0000000000000000				
Iu_entry2[255:1	02¢						57711112222222		200		
Iu_entry3[255:1	033						0000000000000000				
Iu_entry4[255:1	041						0000000000000000				
add_entry[255:	02¢			02e4e	4e4e4e4e498989	89898980800757	711112222222222	2211582222333	00		¥
▶ 號 add_mask[255:	02¢			02e4e	4e4e4e4e498989	89898980000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00		¥
add_entry_repl	1										
🔓 lu_done1	1										
Un lu_done2	Θ										
🕼 lu_done3	Θ										
🕼 lu_done4	Θ										
1 lu_ack1	1										
Ug lu_ack2	1										
Un lu_ack3	Θ										
Ua lu_ack4	θ										
le policy_req	1										
match_entr	012	00000000000	012	22222222)	02e4e4e4e4e)	033333333333333	76767676767633	330000000000000	000000000000	04111111111111	15
🕼 add_entry_don	Θ										
match[3:0]	006					(000				
action_out[255	006			00	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000		
asclk_period	100					10	000 ps				

Figure 3.22: Flow table lookup simulation test results




Figure 3.23: Writing flow entry simulation test results

3.4 Action Processor

3.4.1 Action processor module

The role of the action processor module (see Figure 3.24) is to specify forwarding ports and to update header fields and length of the packets according to the OpenFlow switch specification. Due to the limited time, only output forwarding action is executed in our action processor module. Packets are sent to the corresponding port queues referring to the action received from the flow table controller.




Figure 3.24: Action processor

The action (see Table 3.6) includes the information such as output port, action flag, VLAN ID, etc. Table 3.7 lists these OpenFlow actions. Action flag is to give the exact instructions to execute these actions. The length of action fag is 16 bits and each bit is assigned to an OpenFlow action, and if the value for a field is one, it means this action is expected to be performed.

Contents	bits
Forward bitmap	16
Action flag	16
VLAN ID	16
VLAN PCP	8
Ethernet source address	48
Ethernet destination address	48
IPv4 source address	32
IPv4 destination address	32
IPv4 TOS	8
Transport layer source port	16
Transport layer destination port	16

Table 3.6: Action

 Table 3.7:
 Action flag

Bit	Action			
0	Output			
1	Set VLAN ID			
2	Set VLAN PCP			
3	Pop VLAN			
4	Set Ethernet source address			
5	Set Ethernet destination address			
6	Set IPv4 source address			
7	Set IPv4 destination address			
8	Set IPv4 TOS			
9	Set transport layer source port			
10	Set transport layer destination port			
11	Set IPv4 ECN			
12	Push VLAN			
13	Set IPv4 TTL			
14	Decrement IPv4 TTL			
15	Reserved			

3.4.2 Signals

(1) Signals from the flow table composer

packet_in (64 bits, input):

- Sent from output packet buffer block of flow entry composer module only when action is valid.
- Sent per 64 bits per clock
- (2) Signals from the flow table controller

match (input):

• Sent from flow table controller notify to forward packets

lu_done (input):

- Sent from flow table controller when lookup process is done and action is ready
- Action is gotten and stored until the next lu_done when it is asserted to one.
- Asserted to one for one-clock period

action (256 bits, input):

- Sent from flow table controller
- Valid only when lu_done and match are both asserted to one
- All zero means to drop this packet

(3) Signals to the output queue

packet_out (64 bits, output):

- Packet is sent to the corresponding port queue after action processing
- Sent per 64 bits per clock

3.4.3 Simulation test

Figure 3.25 shows the simulation results of the action processor module. Since only the forwarding action is implemented in this module, this simulation is to check whether the packets are forwarded to the corresponding output port queues. In our design, the forwarding strategy is that the packet from the current port is forwarded to the queue of next port. For example, the packets from the first port are forwarded to the second port, the packets from the second port are forwarded to the third port and the packets from the third port are forwarded to the fourth port. The packets from the fourth port are forwarded to the first port. It can be seen from Figure 3.25 that these packets received from the different ports are forwarded to the corresponding ports correctly.

					120.000 ns					
me	v		100 ns	110 ns	120 ns	130 ns	140 ns	150 ns	160 ns	170 r
ascik	Θ									
asresetn	0									
output_buffer_empty1	Θ									
output_buffer_empty2	0									
output_buffer_empty3	Θ									
output_buffer_empty4	Θ									
a lu_done1	1							2		
a lu_done2	1									
lu_done3	1									
lu_done4	Θ									
acket_in1[63:0]	08	000000000	(98989898989)	e4e4e4e4810	08008558080	15dae47865c	(6ed438976ca)	lalalalalal)	(0b0b0b0b0b0)	1
acket_in2[63:0]	54!	0000000	00000000	985d3e215c6	545454548a8	8100aeae080	dd456abcc43	(34343434343)	(12121212121)	(b
acket_in3[63:0]	a3		000000000000000000000000000000000000000	0	a3a3a3a3a3a	4	54545450800111		(23232323232)	8
🖁 packet_in4[63:0]	00		0000000	00000000		lalalalalal	09888888080)	06060606	06060606	4
action[255:0]	00	000000000		00000001	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000000000		
rd_en1	Θ									
rd_en2	0									
rd_en3	0									
rd_en4	0									
packet_out1[63:0]	001		0000000	00000000		lalalalalal	09888888080)	ОБОБОБОБ	06060606	4
😸 packet_out2[63:0]	08	00000000	(98989898989)	e4e4e4e4810	08008558080	15dae47865c	(6ed438976ca)	lalalalalal)	(0b0b0b0b0b0)	1
acket_out3[63:0]	54!	0000000	00000000	985d3e215c6	545454548a8	8100aeae080	dd456abcc43	(34343434343)	1212121212121	b
acket_out4[63:0]	a3i		000000000000000000000000000000000000000	0	a3a3a3a3a3a	4	54545450800111		23232323232	8
asclk_period	10					0000 ps				
		X1: 120.000 r	s							ļ

Figure 3.25: Action processor simulation test results

3.5 Controller Policy

It is supposed to install the controller in PC or different FPGA-platforms. However, the controller policy module is done in the same FPGA. If no matching field is found, controller policy module starts to work to make a decision about how to deal with the unmatched packet. However, this module is just to imitate the controller function, but not implementing the complete functions of the controller. The policy defined in our implementation is to write new flow entry, new mask and new action when no matching happens.

3.5.1 Controller policy module

Figure 3.26 and Figure 3.27 illustrate the controller policy module and the process of writing the new flow entry respectively. It can be seen from the state diagram that the controller policy starts to work when the request signal sent from the flow table controller module is asserted to one. Then '0' bit of action flag in 'action' is set to one, which means to execute the forwarding action. At the same time, new flow entry, mask and forwarding port number are generated and sent to the flow table controller module. The state goes back to the waiting state for the next request when the writing process is done.




Figure 3.26: Controller policy module




Figure 3.27: Policy state machine

3.5.2 Signals

(1) Signals from the flow table controller module

policy_req (input):

- Sent from the flow table controller module
- Asserted to one when no matching filed is found

no_match_entry (256 bits, input):

• It is unmatched flow match fields (256 bits) sent from flow table controller

add_entry_done (input):

- Sent from the flow table controller module
- Asserted to one when the process of writing flow entry is done

(2) Signals to the flow table controller module

add_entry_reply (input):

- Sent to the flow table controller module
- It means that it wants to write the information when asserted to one and it release a flow entry information (flow entry, mask and action)
- Asserted to one for one-clock period

add_entry (256 bits, input):

• It is the new flow entry and sent to the flow table controller module when add_entry_reply is asserted to one

add_mask (256 bits, input):

• It is the new flow mask and sent to the flow table controller module when add_entry_reply is asserted to one

action (256 bits, output):

• It is the new flow action and sent to the flow table controller module when add_entry_reply is asserted to one

3.5.3 Simulation test

This simulation is to test the function of the controller policy module. The function of this module is to generate the flow entry information (add_entry, add_mask, action) and write them into the flow tables after receiving no matching request (policy_req <= '1'). In addition, only forwarding bit (action(0) <= '1') in action flag is asserted to one. Figure 3.28 shows the simulation results of this module, which indicates that the writing request with the flow entry information are generated correctly.




Figure 3.28: Controller policy simulation test result

After implementing the OpenFlow switch implementation, the performance simulation is done to measure the switch service time, sojourn time and controller service time. The following chapter shows the results of performance simulation.

Chapter Performance Simulation

In this chapter, the results of performance simulation are described, specifically the service time (switch and controller) and sojourn time.

4.1 Resources utilization

Device Utilization Summary (estimated values)					
Logic Utilization	Used	Available	Utilization		
Number of Slice Registers	5330	301440	1%		
Number of Slice LUTs	6870	150720	4%		
Number of fully used LUTT-FF pairs	4604	7596	60%		
Number of bonded IOBs	522	600	87%		
Number of Block RAM/FIFO	31	416	7%		
Number of BUFG/BUFGCTRLs	16	32	50%		
Clock speed	100 MHz				
Power	$275~\mathrm{mW}$				

Table 4.1:Design summary/reports

Table 4.1 provides the device utilization used in our implementation such as utilized resources, the operational clock speed, the consumed power of the switch etc. The resource utilization is not very high according to Table 4.1. The utilization of slice registers, slice LUTs and Block RAM/FIFO is low. Because our OpenFlow switch design didn't implement the complete functions of OpenFlow switch and controller, it is not so complicated compared to current OpenFlow switches (Table 4.2). For example, only forwarding function of switch is implemented and other functions such as updating Ethernet source address, Ethernet destination address haven't

implemented. And only the function of adding flow entry is implemented. Thus, the resource utilization is less compared other two implementation. Besides, OpenFlow switches implemented on NetFPGA-10G and DE4 are designed in high-level hardware language (BSV), while our switch is designed in VHDL that is low-level language.

	NetFPGA-10G $[15]$	DE4 [15]	ML605
Ports	5×5	5×5	1×1
LUTs	24009	11131	6870
Flips Flops	29326	40287	4604
Block RAMs	159	1.1 Mb	31
Clock speed	$160 \mathrm{~MHz}$	$100 \mathrm{~MHz}$	100 MHz
Power	876 mW	442 mW	275 mW

 Table 4.2:
 Comparison of OpenFlow switch implementations on three FPGA boards

4.2 Service time and Sojourn time

In order to do the performance simulation of the switch, the packet generator is implemented to generate the packets into OpenFlow switch module. In the performance simulation, performance metrics such as the controller service time, the switch service time and sojourn time are observed and measured. The packet generator is introduced briefly here. It is implemented in the OpenFlow switch testbench file. The packets are generated continuously and periodically (64 bits per 50 ns). Table 4.3 shows the switch service time and sojourn time. It can be concluded that the sojourn time in this case is end-to-end packet delay.

The switch service time (μ_{Switch}) is the time that packets spend in the switch. Because the queue modules are implemented inside the switch, the waiting time is included in the switch service time. The forwarding time for different packet sizes between 64 bytes and 1514 bytes is measured and the mean switch service time μ_{Switch} is estimated based on the results, shown in Table 4.3. In order to measure the time, the method introduced in [19] is used. The method is that the OpenFlow switch needs to forward the packets without the controller interaction [19]. Bursts of one hundred identical packets are generated in the packet generator module. A rule matching these packets is pre-written into the switch.

Packet size (bytes)	Switch service time (μs)	Sojourn time (μ s)
64	0.48	0.51
128	0.88	0.93
192	1.3	1.34
256	1.68	1.75
320	2.08	2.12
384	2.58	2.62
448	2.88	2.91
512	3.38	3.41
576	3.70	3.73
640	4.08	4.12
704	4.48	4.51
768	5.00	5.03
832	5.28	5.34
896	5.68	5.71
960	6.08	6.11
1024	6.50	6.54
1088	6.88	6.93
1152	7.28	7.31
1216	7.68	7.71
1280	8.08	8.11
1344	8.48	8.51
1408	8.90	8.93
1536	9.30	9.33

 Table 4.3:
 Performance simulation results

Figure 4.1 plots the simulation results of the switch service time. It can be seen that there is an almost linear increase of the mean switch service time from about 0.48 μ s to about 9.3 μ s with the increase in payload size.




Figure 4.1: Switch service time

The sojourn time $(\mu_{Sojourn})$ consists of the switch service time (μ_{Switch}) , the controller service time $(\mu_{Controller})$ and the communication time between the switch and the controller (μ_{S-C}) . The sojourn time for different packet sizes between 64 bytes and 1514 bytes is measured and it is estimated the mean sojourn time $(\mu_{Sojourn})$ based on the results, shown in Table 4.3. As the similar method introduced in last section. In order to measure the time, the switch forwards the packets with the controller interaction this time. The mean sojourn time also has almost linear increase as shown in Figure 4.2. It shows the similar linear increasing trend from about 0.51 μ s to about 9.33 μ s with the increase in payload size. Besides, it is also found that the switch responses to the writing request from the controller with the fixed latency 2 cycles in our implementation. This time is shorter than the the comparison with the result (9 cycles) in [19]. In order to measure the controller service time, 10 new flows of each packet size are inserted to the switch. The arrival rate of these new flows are same with that used in the switch service time and the sojourn time measurements. The controller service time plotted in Figure 4.3 is calculated by the following formula:

 $\mu_{Switch} + \mu_{Controller} + \mu_{S-C} = \mu_{Sojourn}$

 μ_{Switch} : Switch service time $\mu_{Controller}$: Controller service time

$\mu_{Sojourn}$: Sojourn time

 μ_{S-C} : Communication time between switch and controller




Figure 4.2: Sojourn time




Figure 4.3: Controller service time

58 4. PERFORMANCE SIMULATION

It can be seen from Figure 4.3 above that the controller service times of different packet sizes are a little bit variable. The average of the controller service time is 0.045μ s.

Chapter Conclusions and Future Work

In this master thesis, the details of OpenFlow system model is described and results of performance simulation are shown. Our goal is to do the performance simulation of OpenFlow system (switch and controller policy). On one hand, it is to implement the OpenFlow system model on the FPGA-based platform. On the other hand, the performance simulation is done in order to measure the sojourn time and the service time (switch and controller). In order to simulate the performace, data plane and control plane are both implemented on our FPFA-platform (Xilinx Virtex6) using ISE design tools. As the switch is for research, not for the market, four mainly components of the OpenFlow switch are implemented in our design, which are the flow entry composer module, the flow table controller module, the action processor module and the controller policy module. Besides, the packets are generated by the packet generator for measuring the performance metrics through the performance simulation test, specifically the switch service time, sojourn time and controller service time. As a major result, it is found that the sojourn time and the switch service time both have an almost linear increase with the increase in payload size. Moreover, the switch responds to the writing request from the controller policy module with the fixed latency of 2 cycles. Thus, it can be concluded that the communication time between the switch and the controller decreases in comparison with another FPGA-based OpenFlow switch, when the controller is also implemented on the FPGA-platform.

It is important to underline that findings above only apply to the study presented in this master thesis and cannot be generalized. Because there are some limitations about the OpenFlow switch implementation, which can prompt to the future work. Firstly, the FPGA-platform used in the OpenFlow switch implementation has only one Ethernet port. Secondly, the whole functions of OpenFlow switch doesn't completely be implemented as well as the entire functions of the controller. For example, only the forwarding action is implemented in OpenFlow switch part and only writing the flow entry is designed in the controller policy module. Finally,

60 5. CONCLUSIONS AND FUTURE WORK

the performance metrics are measured under simulation test environment through generating the packets on the board, not real-time Internet environment.

According to the limitation discussed above, there are lots of to do the future work. The performance metrics (e.g, switch service time, sojourn time and controller service time) of the OpenFlow switch can be measured under the real-life Internet environment in the future, and more performance metrics can be measured such as the lost rate, etc. Also, OpenFlow switch and controller can be implemented on the FPGA-platform with more Ethernet ports.

References

- J. Naous, D. Erickson, G. A. Covington, G. Appenzeller, and N. McKeown, "Implementing an openflow switch on the netfpga platform," in *Proceedings of the* 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS '08, (New York, NY, USA), pp. 1–9, ACM, 2008. http://doi.acm. org/10.1145/1477942.1477944.
- [2] M. Wielgosz, M. Panggabean, J. Wang, and L. A. Rønningen, "An fpgabased platform for a network atchitecture with delay guarantee," *Journal of Circuits, Systems and Computers*, vol. 22, no. 06, p. 1350045, 2013. http: //www.worldscientific.com/doi/abs/10.1142/S021812661350045X.
- [3] ONF, "OpenFlow Switch Specification," Dec. 2011. http://goo.gl/tKo6r.
- [4] K. Shahmir Shourmasti, "Stochastic switching using openflow," Master's thesis, Norwegian University of Science and Technology, Department of Telematics, 2013.
- Xilinx, Getting Started with the Xilinx Virtex-6 FPGA ML605 Evaluation Kit, Octorber 2011. http://www.xilinx.com/support/documentation/boards_and_ kits/ug533.pdf.
- [6] Xilinx, *ML605 Hardware User Guide*, 1.2.1 ed., January 2010. http://www.xilinx. com/support/documentation/boards_and_kits/ug534.pdf.
- [7] O. Fundation, "Software-Defined Networking: The New Norm of Networks," 2012. https://www.opennetworking.org/images/stories/downloads/sdn-resources/ white-papers/wp-sdn-newnorm.pdf.
- [8] H. Hata, "A study of requirements for sdn switch platform," in Intelligent Signal Processing and Communications Systems (ISPACS), 2013 International Symposium on, pp. 79–84, Nov 2013.
- [9] NICIRA, "It's time to virtualize the network," White Paper, 2012. http: //www.netfos.com.tw/PDF/Nicira/It%20is%20Time%20To%20Virtualize% 20the%20Network%20White%20Paper.pdf.
- [10] IBM, "Software defined networking," IBM Systems and TechnologyThought Leadership White Paper, Octorber 2012. http://ict.unimap.edu.my/images/doc/SDN% 20IBM%20WhitePaper.pdf.

- [11] NEC, OpenFlow Feature Guide (IP8800/S3640), May 2010. http://support. necam.com/kbtools/sdocs.cfm?id=fcbdcb3e-45fa-4ec4-9311-215bd9ab9f81.
- [12] G. Romero de Tejada Muntaner, "Evaluation of openflow controllers," Master's thesis, KTH, School of Information and Communication Technology (ICT), 2012.
- Xilinx, Virtex-6 Family Overview, January 2012. http://www.xilinx.com/support/ documentation/data_sheets/ds150.pdf.
- [14] G. Antichi, A. Di Pietro, S. Giordano, G. Procissi, and D. Ficara, "Design and development of an openflow compliant smart gigabit switch," in *Global Telecommunications Conference (GLOBECOM 2011), 2011 IEEE*, pp. 1–5, Dec 2011.
- [15] A. Khan and N. Dave, "Enabling hardware exploration in software-defined networking: A flexible, portable openflow switch," in *Field-Programmable Custom Computing Machines (FCCM)*, 2013 IEEE 21st Annual International Symposium on, pp. 145–148, April 2013.
- [16] V. Tanyingyong, M. Hidell, and P. Sjödin, "Improving pc-based openflow switching performance," in *Proceedings of the 6th ACM/IEEE Symposium on Architectures* for Networking and Communications Systems, ANCS '10, (New York, NY, USA), pp. 13:1–13:2, ACM, 2010. http://doi.acm.org/10.1145/1872007.1872023, doi = 10.1145/1872007.1872023.
- [17] Y. Luo, P. Cascon, E. Murray, and J. Ortega, "Accelerating openflow switching with network processors," in *Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems*, ANCS '09, (New York, NY, USA), pp. 70–71, ACM, 2009. http://doi.acm.org/10.1145/1882486.1882504.
- [18] A. Bianco, R. Birke, L. Giraudo, and M. Palacin, "Openflow switching: Data plane performance," in *Communications (ICC)*, 2010 IEEE International Conference on, pp. 1–5, May 2010.
- [19] M. Jarschel, S. Oechsner, D. Schlosser, R. Pries, S. Goll, and P. Tran-Gia, "Modeling and performance evaluation of an openflow architecture," in *Proceedings* of the 23rd International Teletraffic Congress, ITC '11, pp. 1–7, International Teletraffic Congress, 2011. http://dl.acm.org/citation.cfm?id=2043468.2043470.
- [20] Xilinx, LogiCORE IP FIFO Generator v9.2 Product Guide, July 2012. http://www.xilinx.com/support/documentation/ip_documentation/fifo_ generator/v9_2/pg057-fifo-generator.pdf.
- [21] Xilinx, LogiCORE IP Block Memory Generator v7.3 Product Guide, December 2012. http://www.xilinx.com/support/documentation/ip_documentation/blk_ mem_gen/v7_3/pg058-blk-mem-gen.pdf.
- [22] Xilinx, ISE Design Suite 14: Release Notes, Installation, and Licensing.

Appendix

OpenFlow Switch Top Level Module

LIBRARY IEEE; USE IEEE.STD LOGIC 1164.ALL; ENTITY openflow switch IS GENERIC (OPENFLOW_MATCH_SIZE: INTEGER:= 256; OPENFLOW MASK SIZE: INTEGER:= 256; **OPENFLOW ACTION SIZE: INTEGER:= 256**); PORT (clk:IN STD_LOGIC; reset:IN STD_LOGIC; input_wr_en1:IN STD_LOGIC; input wr en2: IN STD LOGIC; input wr en3: IN STD LOGIC; input_wr_en4: IN STD_LOGIC; inputfifo full1: OUT STD LOGIC; inputfifo full2: OUT STD LOGIC; inputfifo full3: OUT STD LOGIC; inputfifo full4: OUT STD LOGIC; inputfifo empty1: OUT STD LOGIC; inputfifo empty2: OUT STD LOGIC; inputfifo empty3: OUT STD LOGIC; inputifio empty4: OUT STD LOGIC; packet_in_port1: IN STD_LOGIC_VECTOR (63 DOWNTO 0); packet in port2: IN STD LOGIC VECTOR (63 DOWNTO 0); packet_in_port3: IN STD_LOGIC_VECTOR (63 DOWNTO 0); packet in port4: IN STD LOGIC VECTOR (63 DOWNTO 0); packet_out_port1: OUT STD_LOGIC_VECTOR (63 DOWNTO 0); packet out port2: OUT STD LOGIC VECTOR (63 DOWNTO 0);

ii A. OPENFLOW SWITCH TOP LEVEL MODULE

```
packet out port3: OUT STD LOGIC VECTOR (63 DOWNTO 0);
  packet out port4: OUT STD LOGIC VECTOR (63 DOWNTO 0)
  );
END openflow switch;
ARCHITECTURE openflow switch of openflow switch IS
......Pre-processor 1.....
COMPONENT pre_processor
  PORT(
     asclk : IN STD LOGIC;
     asresetn : IN STD LOGIC;
     input wr en : IN STD LOGIC;
     output rd en : IN STD LOGIC;
     lu ack : IN STD LOGIC;
     packet in : IN STD LOGIC VECTOR (63 DOWNTO 0);
     lu req : INOUT STD LOGIC;
     lu entry : OUT STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1
DOWNTO 0);
     outputbuffer_data : OUT STD_LOGIC_ VECTOR (63 DOWNTO 0):
     inputfifo full: OUT STD LOGIC;
     output buffer full: OUT STD LOGIC;
     output buffer empty: OUT STD LOGIC
     );
END COMPONENT;
.....Pre-processor 2.....
COMPONENT pre_processor2
  PORT(
     asclk : IN STD LOGIC;
     asresetn : IN STD LOGIC;
     input_wr_en : IN STD_LOGIC;
     output rd en : IN STD LOGIC;
     lu ack : IN STD LOGIC;
     packet in : IN STD LOGIC VECTOR (63 DOWNTO 0);
     lu req : INOUT STD LOGIC;
     lu_entry : OUT STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1
DOWNTO 0);
     outputbuffer data: OUT STD LOGIC VECTOR (63 DOWNTO 0);
     inputfifo_full : OUT STD_LOGIC;
     output buffer full: OUT STD LOGIC;
     output buffer empty: OUT STD LOGIC
     );
```

END COMPONENT;

......Pre-processor 3..... COMPONENT pre_processor3 PORT(asclk : IN STD LOGIC; asresetn : IN STD_LOGIC; input wr en : IN STD LOGIC; output rd en : IN STD LOGIC; lu ack : IN STD LOGIC; packet in : IN STD LOGIC VECTOR (63 DOWNTO 0); lu req : INOUT STD LOGIC; lu_entry : OUT STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1 DOWNTO 0); outputbuffer data: OUT STD LOGIC VECTOR (63 DOWNTO 0); inputfifo full: OUT STD LOGIC; output buffer full: OUT STD LOGIC; output buffer empty: OUT STD LOGIC); END COMPONENT;Pre-processor 4..... COMPONENT pre_processor4 PORT(asclk : IN STD LOGIC: asresetn : IN STD LOGIC; input wr en : IN STD LOGIC; output rd en : IN STD LOGIC; lu ack : IN STD LOGIC; packet in : IN STD LOGIC VECTOR (63 DOWNTO 0); lu_req : INOUT STD_LOGIC; lu_entry : OUT STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1 DOWNTO 0); outputbuffer data : OUT STD LOGIC VECTOR (63 DOWNTO 0); inputfifo full: OUT STD LOGIC; output buffer full : OUT STD_LOGIC; output buffer empty: OUT STD LOGIC); END COMPONENT; COMPONENT flow table controller PORT(asclk : IN STD_LOGIC;

```
asresetn : IN STD_LOGIC;
     lu req1 : IN STD LOGIC;
     lu req2 : IN STD LOGIC;
     lu req3 : IN STD LOGIC;
     lu req4 : IN STD LOGIC;
     lu entry1 : IN STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1
DOWNTO 0);
     lu entry2 : IN STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1
DOWNTO 0);
     lu entry3 : IN STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1
DOWNTO 0);
     lu entry4 : IN STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1
DOWNTO 0);
     lu done1 : INOUT STD LOGIC;
     lu done2 : INOUT STD LOGIC;
     lu done3 : INOUT STD LOGIC;
     lu done4 : INOUT STD LOGIC;
     lu ack1 : OUT STD LOGIC;
     lu ack2 : OUT STD LOGIC;
     lu ack3 : OUT STD LOGIC;
     lu ack4 : OUT STD LOGIC;
     action: OUT STD_LOGIC_VECTOR(OPENFLOW_ACTION_SIZE-1 downto
0):
     match: OUT STD LOGIC VECTOR (3 DOWNTO 0)
     );
END COMPONENT:
.....-Packet forwarding .....
COMPONENT packet forwarding
  PORT(
     asclk : IN STD_LOGIC;
     asresetn : IN STD LOGIC;
     match : IN STD LOGIC VECTOR (3 DOWNTO 0);
     action:IN STD_LOGIC_VECTOR (OPENFLOW_ACTION_SIZE-1 DOWNTO
0);
     output buffer empty1 : IN STD LOGIC;
     output buffer empty2 : IN STD LOGIC;
     output buffer empty3 : IN STD LOGIC;
     output buffer empty4 : IN STD LOGIC;
     packet in1: IN STD LOGIC VECTOR (63 DOWNTO 0);
     packet_in2 : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
     packet in3 : IN STD LOGIC VECTOR (63 DOWNTO 0);
```

```
packet_in4 : IN STD_LOGIC_VECTOR (63 DOWNTO 0);
lu_done1 : IN STD_LOGIC;
lu_done2 : IN STD_LOGIC;
lu_done3 : IN STD_LOGIC;
lu_done4 : IN STD_LOGIC;
rd_en1 : OUT STD_LOGIC;
rd_en2 : OUT STD_LOGIC;
rd_en3 : OUT STD_LOGIC;
packet_out1 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
packet_out2 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
packet_out3 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
packet_out4 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
packet_out4 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
packet_out4 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
```

END COMPONENT;

SIGNAL rd_en1_nxt,rd_en2_nxt,rd_en3_nxt,rd_en4_nxt: STD_LOGIC;

SIGNAL lu_req1_nxt,lu_req2_nxt,lu_req3_nxt,lu_req4_nxt: STD_LOGIC;

SIGNAL lu_done1_nxt,lu_done2_nxt,lu_done3_nxt,lu_done4_nxt: STD_LOGIC;

SIGNAL lu_ack1_nxt,lu_ack2_nxt, lu_ack3_nxt, lu_ack4_nxt: STD_LOGIC;

SIGNAL output_buffer_full1,output_buffer_full2, output_buffer_full3,

output_buffer_full4: STD_LOGIC;

SIGNAL output_buffer_empty1_nxt, output_buffer_empty2_nxt,output_buffer_empty3_nxt,out STD_LOGIC;

SIGNAL match_nxt: STD_LOGIC_VECTOR (3 DOWNTO 0);

SIGNAL lu_entry1_nxt, lu_entry2_nxt, lu_entry3_nxt, lu_entry4_nxt: STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1 DOWNTO 0);

 $SIGNAL\ output buffer_data1, output buffer_data2, output buffer_data3, output buffer_data4:$

STD_LOGIC_VECTOR (63 DOWNTO 0);

SIGNAL action_nxt : STD_LOGIC_VECTOR (OPENFLOW_ACTION_SIZE-1 DOWNTO 0);

BEGIN

.....Pre-processor 1.....

Inst_pre_processor: pre_processor PORT MAP(

 $\operatorname{asclk} => \operatorname{clk},$

 ${\rm as resetn} => {\rm reset},$

 $input_wr_en => input_wr_en1,$

 $output_rd_en => rd_en1_nxt,$

 $lu_entry => lu_entry1_nxt,$

 $lu_req => lu_req1_nxt,$

 $lu_ack => lu_ack1_nxt,$

 $packet_in => packet_in_port1,$

vi A. OPENFLOW SWITCH TOP LEVEL MODULE

```
outputbuffer data = outputbuffer data1,
   inputfifo full = inputfifo full1,
   output buffer full => output buffer full1,
   output buffer empty => output buffer empty1 nxt
   );
.....Pre-processor 2.....
Inst pre processor2: pre processor2 PORT MAP(
   \operatorname{asclk} => \operatorname{clk},
   asresetn => reset,
   input wr en => input wr en2,
   output rd en => rd en2 nxt,
   lu entry => lu entry2 nxt,
   lu req => lu req2 nxt,
   lu ack => lu ack2 nxt,
   packet in => packet in port2,
   outputbuffer data = outputbuffer data2,
   inputfifo full => inputfifo full2,
   output buffer full => output buffer full2,
   output buffer empty => output buffer empty2 nxt
  );
.....Pre-processor 3.....
Inst_pre_processor3: pre_processor3 PORT MAP(
   \operatorname{asclk} => \operatorname{clk},
   asresetn => reset,
   input wr_en => input_wr_en3,
   output rd en => rd en 3 nxt,
   lu entry => lu entry3 nxt,
   lu req => lu req3 nxt,
   lu_ack => lu_ack3_nxt,
   packet in => packet in port3,
   outputbuffer data = outputbuffer data3,
   inputfifo full => inputfifo full3,
   output_buffer_full => output_buffer_full3,
   output buffer empty => output buffer empty3 nxt
   );
.....Pre-processor 4.....
Inst pre processor4: pre processor4 PORT MAP(
   \operatorname{asclk} => \operatorname{clk},
   asresetn => reset,
   input\_wr\_en => input\_wr\_en4,
   output rd en => rd en4 nxt,
```

```
lu entry => lu entry4 nxt,
  lu req => lu req4 nxt,
  lu_ack => lu_ack4_nxt,
  packet in => packet in port4,
  outputbuffer data = outputbuffer data4,
  inputfifo full = inputfifo full4,
  output buffer full => output buffer full4,
  output buffer empty => output buffer empty4 nxt
  );
Inst flow table controller: flow table controller PORT MAP(
  \operatorname{asclk} => \operatorname{clk},
  asresetn => reset,
  lu_req1 => lu_req1_nxt,
  lu req2 => lu req2 nxt,
  lu_req3 => lu_req3_nxt,
  lu req4 => lu req4 nxt,
  lu\_entry1 => lu\_entry1\_nxt,
  lu entry2 => lu entry2 nxt,
  lu_entry3 => lu_entry3_nxt,
  lu\_entry4 => lu\_entry4\_nxt,
  lu_done1 => lu_done1_nxt,
  lu done2 => lu done2 nxt,
  lu done3 => lu done3 nxt,
  lu done4 => lu_done4_nxt,
  lu ack1 => lu ack1 nxt,
  lu_ack2 => lu_ack2_nxt,
  lu ack3 => lu ack3 nxt,
  lu_ack4 => lu_ack4_nxt
  action => action nxt,
  match => match nxt
  );
.....Packet Forwarding.....
Inst packet forwarding: packet forwarding PORT MAP(
  \operatorname{asclk} => \operatorname{clk},
  asresetn => reset,
  match => match nxt,
  action => action nxt,
  lu done1 => lu done1 nxt,
  lu_done2 => lu_done2_nxt,
  lu done3 => lu done3 nxt,
```

```
lu done4 => lu done4 nxt,
   output buffer empty1 => output buffer empty1 nxt,
   output\_buffer\_empty2 => output\_buffer\_empty2\_nxt,
   output_buffer_empty3 => output_buffer_empty3_nxt,
   output buffer empty4 => output buffer empty4 nxt,
   rd en1 => rd en1 nxt,
   rd_en2 => rd_en2_nxt,
   rd en3 => rd en3 nxt,
   rd en4 => rd en4 nxt,
   packet_in1 => outputbuffer_data1,
   packet_in2 => outputbuffer_data2,
   packet in 3 = output buffer data 3,
   packet in 4 \Rightarrow output buffer data 4,
   packet\_out1 => packet\_out\_port1,
   packet\_out2 => packet\_out\_port2,
   packet_out3 => packet_out_port3,
   packet out 4 \Rightarrow  packet out port 4
   );
END openflow switch;
```

Appendix Pre-processor Module

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY pre_processor is
GENERIC (
  OPENFLOW\_MATCH\_SIZE : integer := 256
  );
PORT (
  asclk : IN STD_LOGIC;
  asresetn : IN STD LOGIC;
  input wr en: IN STD LOGIC;
  output_rd_en: IN STD_LOGIC;
  lu_entry : OUT std_logic_vector (OPENFLOW_MATCH_SIZE-1 DOWNTO
0);
  lu req: INOUT STD LOGIC;
  lu_ack : IN STD_LOGIC;
  packet_in: IN STD_LOGIC_VECTOR (63 DOWNTO 0);
  outputbuffer_data: OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
  inputfifo full: OUT STD LOGIC;
  inputifio empty: OUT STD LOGIC;
  output_buffer_full: OUT STD_LOGIC;
  output buffer empty: OUT STD LOGIC
  );
END pre_processor;
ARCHITECTURE pre_processor of pre_processor is
COMPONENT input_fifo_exdes
  PORT (
     clk : IN STD_LOGIC;
     rst : IN STD_LOGIC;
```

```
din : IN STD LOGIC VECTOR (63 DOWNTO 0);
    wr en : IN STD LOGIC;
    rd en : IN STD LOGIC;
    dout : OUT STD LOGIC VECTOR (63 DOWNTO 0);
    full : OUT STD LOGIC;
    empty : OUT STD_LOGIC;
    almost empty: OUT STD LOGIC
    ):
END COMPONENT;
.....Output Buffer .....
COMPONENT output pkt buffer exdes
  PORT(
    CLK : IN STD_LOGIC;
    RST : IN STD LOGIC;
    WR EN : IN STD LOGIC;
    RD EN: IN STD LOGIC;
    DIN: IN STD LOGIC VECTOR (63 DOWNTO 0);
    DOUT : OUT STD LOGIC VECTOR (63 DOWNTO 0);
    FULL : OUT STD LOGIC:
    EMPTY : OUT STD LOGIC
    );
END COMPONENT;
COMPONENT header parser
  PORT(
    asclk : IN STD_LOGIC;
    aresetn : IN STD LOGIC;
    tx data : IN STD LOGIC VECTOR(63 DOWNTO 0);
    fifo_empty : IN STD_LOGIC;
    almost empty : IN STD LOGIC;
    compose done : IN STD LOGIC;
    fifo rd en : OUT STD LOGIC;
    dl start : OUT STD LOGIC;
    dl done : OUT STD LOGIC;
    src port : OUT STD LOGIC VECTOR (7 DOWNTO 0);
    dl dst : OUT STD LOGIC VECTOR (47 DOWNTO 0);
    dl src : OUT STD LOGIC VECTOR (47 DOWNTO 0);
    dl ethtype : OUT STD LOGIC VECTOR (15 DOWNTO 0);
    dl vlantag : OUT STD LOGIC VECTOR (15 DOWNTO 0);
    ip_tp_done : OUT STD_LOGIC;
    ipv6 tp done : OUT STD_LOGIC;
```

```
arp done : OUT STD LOGIC;
mpls done : OUT STD LOGIC;
ip proto : OUT STD LOGIC VECTOR (7 DOWNTO 0);
ip_tos : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
ip src : OUT STD LOGIC VECTOR (31 DOWNTO 0);
ip dst : OUT STD LOGIC VECTOR (31 DOWNTO 0);
arp_opcode : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
arp ip src : OUT STD LOGIC VECTOR (15 DOWNTO 0);
arp ip dst : OUT STD LOGIC VECTOR (15 DOWNTO 0);
mpls label: OUT STD LOGIC VECTOR (19 DOWNTO 0);
mpls_tc : OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
ipv6 src : OUT STD LOGIC VECTOR (127 DOWNTO 0);
ipv6 dst : OUT STD LOGIC VECTOR (127 DOWNTO 0);
tp src : OUT STD LOGIC VECTOR (15 DOWNTO 0);
tp_dst : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
);
```

END COMPONENT;

..... Lookup Entry Composer COMPONENT lu entry composer PORT(asclk : IN STD_LOGIC; aresetn : IN STD_LOGIC; dl start : IN STD LOGIC: dl done : IN STD LOGIC; src_port : IN STD_LOGIC_VECTOR (7 DOWNTO 0); dl dst : IN STD LOGIC VECTOR (47 DOWNTO 0); dl src : IN STD LOGIC VECTOR (47 DOWNTO 0); dl ethtype : IN STD LOGIC VECTOR (15 DOWNTO 0); dl_vlantag : IN STD_LOGIC_VECTOR (15 DOWNTO 0); ip tp done : IN STD LOGIC; ipv6 tp done : IN STD LOGIC; arp done : IN STD LOGIC; mpls done : IN STD LOGIC; ip proto : IN STD LOGIC VECTOR (7 DOWNTO 0); ip tos : IN STD LOGIC VECTOR (7 DOWNTO 0); ip_src : IN STD_LOGIC_VECTOR (31 DOWNTO 0); ip dst : IN STD LOGIC VECTOR (31 DOWNTO 0); arp opcode : IN STD LOGIC VECTOR (7 DOWNTO 0); arp ip src : IN STD LOGIC VECTOR (15 DOWNTO 0); arp_ip_dst : IN STD_LOGIC_VECTOR (15 DOWNTO 0); mpls_label : IN STD_LOGIC_VECTOR (19 DOWNTO 0);

```
mpls_tc : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
ipv6_src : IN STD_LOGIC_VECTOR (127 DOWNTO 0);
ipv6_dst : IN STD_LOGIC_VECTOR (127 DOWNTO 0);
tp_src : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
tp_dst : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
lu_ack : IN STD_LOGIC;
compose_done : INOUT STD_LOGIC;
lu_req : INOUT STD_LOGIC;
lu_entry : OUT STD_LOGIC VECTOR (OPENFLOW_MATCH_SIZE-1
```

DOWNTO 0)

);

END COMPONENT;

-input signals to pre_processor

SIGNAL rd_en_nxt, fifo_empty_nxt, almost_empty_nxt: STD_LOGIC;

-signals between pre_processor and lu_composer

SIGNAL dl_start_nxt, dl_done_nxt, ip_tp_done_nxt, arp_done_nxt, mpls_done_nxt, ipv6_tp_done_nxt, compose_done_nxt : STD_LOGIC;

SIGNAL src_port_nxt: STD_LOGIC_VECTOR (7 DOWNTO 0);

SIGNAL ip_proto_nxt,ip_tos_nxt, arp_opcode_nxt: STD_LOGIC_VECTOR (7 DOWNTO 0);

SIGNAL dl_dst_nxt, dl_src_nxt: STD_LOGIC_VECTOR (47 DOWNTO 0);

SIGNAL dl_ethtype_nxt, dl_vlantag_nxt,arp_ip_src_nxt,arp_ip_dst_nxt, tp_src_nxt, tp_dst_nxt: STD_LOGIC_VECTOR (15 DOWNTO 0);

SIGNAL ip_src_nxt, ip_dst_nxt: STD_LOGIC_VECTOR (31 DOWNTO 0);

SIGNAL ipv6_src_nxt, ipv6_dst_nxt: STD_LOGIC_VECTOR (127 DOWNTO 0);

SIGNAL tx_data_nxt : STD_LOGIC_VECTOR (63 DOWNTO 0);

SIGNAL mpls_label_nxt : STD_LOGIC_VECTOR (19 DOWNTO 0);

SIGNAL mpls_tc_nxt : STD_LOGIC_VECTOR (2 DOWNTO 0);

BEGIN

```
full => input fifo full,
      empty => fifo\_empty\_nxt,
      almost\_empty => almost\_empty\_nxt
      ):
......Header Parser.....
Inst header parser: header parser PORT MAP(
   \operatorname{asclk} => \operatorname{asclk},
   aresetn => asresetn,
   tx data => tx data nxt,
   fifo\_empty => fifo\_empty\_nxt,
   almost\_empty => almost\_empty\_nxt,
   fifo rd en => rd en nxt,
   dl start => dl start nxt,
   dl_done => dl_done_nxt,
   src port => src port nxt,
   dl dst => dl dst nxt,
   dl src => dl src nxt,
   dl_ethtype => dl_ethtype_nxt,
   dl vlantag => dl vlantag nxt,
   ip_tp_done => ip_tp_done_nxt,
   arp done => arp done nxt,
  mpls_done => mpls_done_nxt,
   ipv6 tp done = ipv6 tp done nxt,
   ip\_proto => ip\_proto\_nxt,
  ip_tos => ip_tos_nxt,
   ip \operatorname{src} => \operatorname{ip} \operatorname{src} \operatorname{nxt},
   ip_dst => ip_dst_nxt,
   arp opcode => arp opcode nxt,
   arp_ip_src => arp_ip_src_nxt
   arp_ip_dst => arp_ip_dst_nxt,
  mpls\_label => mpls\_label\_nxt,
   mpls tc => mpls tc nxt,
  ipv6\_src => ipv6\_src\_nxt,
  ipv6 dst = ipv6 dst nxt,
   tp src => tp src nxt,
   tp_dst => tp_dst_nxt,
   compose_done => compose_done_nxt
   ):
......Lookup Entry Composer .....
Inst_lu_entry_composer: lu_entry_composer PORT MAP(
   asclk => asclk,
```

```
aresetn => asresetn,
   dl start => dl start nxt,
  dl_done => dl_done_nxt,
  src port => src port nxt,
  dl dst => dl dst nxt,
  dl src => dl src nxt,
   dl ethtype => dl ethtype nxt,
  dl vlantag => dl vlantag nxt,
  ip tp done => ip tp done nxt,
  arp\_done => arp\_done\_nxt,
  mpls\_done => mpls\_done\_nxt,
  ipv6 tp done = ipv6 tp done nxt,
  ip proto = ip proto nxt,
  ip\_tos => ip\_tos\_nxt,
  ip \operatorname{src} => \operatorname{ip} \operatorname{src} \operatorname{nxt},
  ip dst => ip dst nxt,
  arp opcode => arp opcode nxt,
  arp_ip_src => arp_ip_src_nxt,
  arp ip dst => arp ip dst nxt,
  mpls\_label => mpls\_label\_nxt,
   mpls tc => mpls tc nxt,
  ipv6\_src => ipv6\_src\_nxt,
   ipv6 dst => ipv6 dst nxt,
   tp\_src => tp\_src\_nxt,
  tp_dst => tp_dst_nxt,
  lu ack => lu ack,
  compose done => compose done nxt,
  lu entry => lu entry,
  lu_req => lu_req
  );
.....Output Buffer.....
Inst output pkt buffer exdes: output pkt buffer exdes PORT MAP (
  clk => asclk,
  rst => asresetn,
  din = packet in,
  wr_en => input_wr_en,
  rd en => output rd en,
  dout => output buffer data,
  full => output buffer full,
  empty => output_buffer_empty
  ):
```

END pre_processor;

Appendix

Header Parser Block

LIBRARY IEEE; USE IEEE.STD LOGIC 1164.ALL; ENTITY header parser IS GENERIC (C_AXIS_DATA_WIDTH: INTEGER :=64; TYPE VLAN: STD LOGIC VECTOR (15 DOWNTO 0):= X"8100"; TYPE VLAN QINQ: STD LOGIC VECTOR (15 DOWNTO 0):= X"88a8"; TYPE IP: STD LOGIC VECTOR (15 DOWNTO 0):= X"0800"; TYPE_IPV6: STD_LOGIC_VECTOR (15 DOWNTO 0):= X"86dd"; TYPE_ARP: STD_LOGIC_VECTOR (15 DOWNTO 0):= X"0806"; TYPE_MPLS: STD_LOGIC_VECTOR (15 DOWNTO 0):= X"8847"; TYPE_MPLS_MU: STD_LOGIC_VECTOR(15 DOWNTO 0):= X"8848"); PORT (asclk: IN STD_LOGIC; aresetn: IN STD LOGIC; tx_data: IN STD_LOGIC_VECTOR (C_AXIS_DATA_WIDTH-1 DOWNTO 0);fifo empty: IN STD LOGIC; almost_empty: IN STD_LOGIC; fifo rd en: OUT STD LOGIC; dl start: OUT STD LOGIC; dl done: OUT STD LOGIC; src_port: OUT STD_LOGIC_VECTOR (7 DOWNTO 0); dl dst: OUT STD LOGIC VECTOR (47 DOWNTO 0); dl_src: OUT STD_LOGIC_VECTOR (47 DOWNTO 0); dl ethtype: OUT STD LOGIC VECTOR (15 DOWNTO 0); dl_vlantag: OUT STD_LOGIC_VECTOR (15 DOWNTO 0); ip_tp_done: OUT STD_LOGIC;

```
ipv6 tp done: OUT STD LOGIC;
arp done: OUT STD LOGIC;
mpls done: OUT STD LOGIC;
ip proto: OUT STD LOGIC VECTOR (7 DOWNTO 0);
ip tos: OUT STD LOGIC VECTOR (7 DOWNTO 0);
ip src: OUT STD LOGIC VECTOR (31 DOWNTO 0);
ip_dst: OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
arp opcode: OUT STD LOGIC VECTOR (7 DOWNTO 0);
arp ip src: OUT STD LOGIC VECTOR (15 DOWNTO 0);
arp_ip_dst: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
mpls_label: OUT STD_LOGIC_VECTOR (19 DOWNTO 0);
mpls tc: OUT STD LOGIC VECTOR (2 DOWNTO 0);
ipv6 src: OUT STD LOGIC VECTOR (127 DOWNTO 0);
ipv6 dst: OUT STD LOGIC VECTOR (127 DOWNTO 0);
tp src: OUT STD LOGIC VECTOR (15 DOWNTO 0);
tp_dst: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
compose done: IN STD LOGIC
):
```

END header_parser;

ARCHITECTURE header_parser of header_parser IS

TYPE dt_td_type is (DT_RD_1ST, DT_RD_REST, DT_RD_WAIT); TYPE parse_type is (DL_WAIT_TVALID, DL_PARSE_2ND, DL_SFT16_1ST, DL_SFT48_1ST, DL_PARSE_MORE, IP_TP_PARSE_16_1ST, IP_TP_PARSE_16_2ND, IP_TP_PARSE_16_3RD, IPV6_TP_PARSE_16_1ST, IPV6_TP_PARSE_16_2ND, IPV6_TP_PARSE_16_3RD, IPV6_TP_PARSE_16_4TH, IPV6_TP_PARSE_16_5TH, IP_TP_PARSE_48_1ST, IP_TP_PARSE_48_2ND, IP_TP_PARSE_48_3RD, IPV6_TP_PARSE_48_1ST, IPV6_TP_PARSE_48_2ND, IPV6_TP_PARSE_48_3RD, IPV6_TP_PARSE_48_1ST, IPV6_TP_PARSE_48_2ND, IPV6_TP_PARSE_48_3RD, IPV6_TP_PARSE_48_1ST, IPV6_TP_PARSE_16, ARP_PARSE_48, DL_SFT_MORE, DL_SFT_LAST);

SIGNAL dt_rd_state, dt_rd_state_nxt :dt_td_type; SIGNAL parse_state, parse_state_nxt: parse_type;

BEGIN

......Data Reading Process PROCESS(asclk, aresetn, fifo_empty, dt_rd_state) BEGIN IE (areacta (12) THEN

IF (are set n = 1) THEN

```
fifo rd en \leq 0;
      dt rd state \leq DT RD 1ST;
   ELSIF (asclk'event and asclk = '1') THEN
      dt rd state \leq dt rd state nxt;
  END IF;
  CASE dt rd state IS
      WHEN DT RD 1ST =>
         IF (fifo empty = 0) THEN
           fifo_rd_en <= '1';
           dt_rd_state_nxt \le DT_RD_REST;
         END IF:
      WHEN DT RD REST =>
         IF (fifo_empty = 0) THEN
           fifo rd en \leq = 1';
           IF (almost empty = '1') THEN
              dt rd state nxt \leq DT RD WAIT;
           END IF;
         END IF;
      WHEN DT RD WAIT =>
         dt rd state nxt \ll DT RD 1ST;
   END CASE;
END PROCESS;
.....L2 Parser Process .....
packet parsing: PROCESS(asclk, aresetn, parse state)
VARIABLE ip_hlen_nxt :STD_LOGIC_VECTOR(3 DOWNTO 0);
VARIABLE ip proto nxt, ipv6 proto nxt : STD LOGIC VECTOR(7 DOWNTO
0);
VARIABLE dl ethtype nxt: STD LOGIC VECTOR (15 DOWNTO 0);
BEGIN
   IF (are set n = 1) THEN
      src port(7 DOWNTO 0) \leq (others =>'0');
      dl dst(47 DOWNTO 0) \leq (others =>'0');
      dl_src(47 DOWNTO 0) <= (others =>'0');
      dl_ethtype(15 DOWNTO 0) \leq (others => '0');
      dl start \leq = 0';
      dl_done \leq 0';
      dl vlantag \langle = (others = >'0');
     ip proto (7 DOWNTO 0) \leq (others =>'0');
     ip tos (7 \text{ DOWNTO } 0) \le (\text{others } =>'0');
     ip_src(31 DOWNTO 0) \leq (others =>'0');
      ip_dst(31 \text{ DOWNTO } 0) \le (others =>'0');
```

```
ipv6 \operatorname{src}(127 \text{ DOWNTO } 0) \le (\text{others } => 0');
      ipv6 dst(127 DOWNTO 0) \leq (others = > 0);
      arp ip src \leq (others = >'0');
      arp ip dst \langle = (others = > 0');
      arp opcode \langle = (others = > 0');
      mpls label \langle = (others = >'0');
      mpls tc \leq (others => 0);
      tp src(15 DOWNTO 0) \leq (others = > '0');
      tp_dst(15 \text{ DOWNTO } 0) \le (others =>:0);
      ip tp done \leq 0;
      ipv6 tp done \leq '0';
      arp done \leq 0';
      mpls_done \leq 0';
      parse state \leq DL WAIT TVALID;
   ELSIF (asclk'event and asclk = 1) THEN
      parse state <= parse state nxt;
   END IF;
   CASE parse state IS
      WHEN DL WAIT TVALID =>
         IF (fifo empty = 0) THEN
            src_port \leq X"01";
......Get Ethernet destination and source.....
             dl dst(47 DOWNTO 0) \leq tx data(63 DOWNTO 16);
             dl \operatorname{src}(47 \text{ DOWNTO } 32) \le \operatorname{tx} \operatorname{data}(15 \text{ DOWNTO } 0);
             dl start \leq 1';
             parse state nxt \leq DL PARSE 2ND;
         ELSE
             parse state nxt \leq DL WAIT TVALID;
         END IF;
      WHEN DL PARSE 2ND =>
         IF (fifo empty = '0') THEN
             dl \operatorname{src}(31 \text{ DOWNTO } 0) \le \operatorname{tx} \operatorname{data} (63 \text{ DOWNTO } 32);
             IF (tx_data(31 DOWNTO 16) = TYPE_VLAN_QINQ or tx_data(31
DOWNTO 16) = TYPE_VLAN ) THEN
dl_vlantag \le tx_data(15 \text{ DOWNTO } 0);
               parse_state_nxt <= DL_PARSE_MORE;
             ELSE
                dl ethtype(15 DOWNTO 0) \leq tx data(31 DOWNTO 16);
                dl_ethtype_nxt(15 \text{ DOWNTO } 0) := tx_data(31 \text{ DOWNTO } 16);
                mpls tc \leq tx data(6 DOWNTO 4);
```

```
mpls label(19 DOWNTO 16) \leq tx data(3 DOWNTO 0);
              ip hlen nxt := tx data(11 DOWNTO 8);
              ip tos \leq tx data(7 DOWNTO 0);
              parse state nxt \le DL SFT16 1ST;
              END IF;
           ELSE
              parse state nxt \leq DL WAIT TVALID;
        END IF:
     WHEN DL PARSE MORE =>
        IF (fifo_empty = 0) THEN
           IF (tx data(63 DOWNTO 48) = TYPE_VLAN_QINQ or tx_data(63
DOWNTO 48) = TYPE VLAN) THEN
              dl vlantag \leq tx data(47 DOWNTO 32);
              dl ethtype \leq = tx data(31 DOWNTO 16);
              dl ethtype nxt := tx data(31 DOWNTO 16);
              ip hlen nxt := tx data(11 DOWNTO 8);
              ip tos \leq tx data(7 \text{ DOWNTO } 0);
              mpls tc \leq tx data(6 DOWNTO 4);
              mpls label(19 downto 16) \leq tx data(3 DOWNTO 0);
              parse state nxt \leq DL SFT16 1ST;
           ELSE
              dl ethtype \leq tx data(63 DOWNTO 48);
              dl ethtype nxt := tx data(63 \text{ DOWNTO } 48);
              ip hlen nxt := tx data(43 DOWNTO 40);
              ip tos \leq = tx data(39 \text{ DOWNTO } 32);
              mpls tc \leq tx data(38 DOWNTO 36);
              mpls label(19 DOWNTO 0) \leq tx data(35 DOWNTO 16);
              parse state nxt \le DL SFT48 1ST;
           END IF;
        ELSE
           parse state nxt \leq DL WAIT TVALID;
     END IF;
     WHEN DL SFT16 1ST =>
        IF (fifo empty = '0') THEN
           IF (dl ethtype nxt = TYPE IP) THEN
  ......Get IP Protocol, SRC, DST.....
              ip proto(7 DOWNTO 0) \leq tx data (7 DOWNTO 0);
              ip proto nxt(7 \text{ DOWNTO } 0) := tx \text{ data } (7 \text{ DOWNTO } 0);
              parse state nxt \le IP TP PARSE 16 1ST;
           ELSIF (dl ethtype nxt = TYPE IPV6) THEN
              ip proto (7 DOWNTO 0) \leq tx data(31 DOWNTO 24);
```

```
ip proto nxt (7 DOWNTO 0) := tx data(31 DOWNTO 24);
             ipv6_src (127 DOWNTO 112) \leq tx_data (15 DOWNTO 0);
             parse_state_nxt \le IPV6_TP_PARSE_16_1ST;
......Get ARP opcode.....
          ELSIF (dl ethtype nxt = TYPE ARP) then
             arp_opcode \leq tx_data (23 DOWNTO 16);
             parse\_state\_nxt <= ARP\_PARSE\_16;
......Get MPLS label.....
          ELSIF (dl ethtype nxt = TYPE MPLS or dl ethtype nxt = TYPE MPLS MU)
THEN
             mpls label (15 DOWNTO 0) \leq tx data (63 DOWNTO 48);
             dl done \leq = 1';
             mpls_done <= '1';
             parse state nxt \leq DL SFT MORE;
          ELSE
             dl_done \leq = '1';
             ip tp done \langle = 0';
             parse state nxt \leq DL SFT MORE;
          END IF:
        END IF;
     WHEN ARP PARSE 16 =>
        IF (fifo_empty = 0) THEN
......Get ARP SRC,DST .....
          arp ip src \leq tx data (47 DOWNTO 32);
          arp_ip_dst \le tx_data (15 \text{ DOWNTO } 0);
          dl_done <='1';
          arp done \langle = '1';
          parse state nxt \ll DL SFT MORE;
        END IF;
     WHEN IP TP PARSE 16 1ST =>
        IF (fife empty = 0) then
          ip src (31 downto 0) \leq tx data(47 DOWNTO 16);
          ip_dst (31 \text{ downto } 16) \le tx_data(15 \text{ DOWNTO } 0);
          parse\_state\_nxt <= IP\_TP\_PARSE\_16\_2ND;
        END IF;
     WHEN IPV6_TP_PARSE_16_1ST =>
        IF (fife empty = 0) then
          ipv6 src (111 DOWNTO 48) \leq tx data (63 DOWNTO 0);
          parse state nxt \le IPV6 TP PARSE 16 2ND;
        END IF;
     WHEN IP_TP_PARSE_16_2ND =>
```

```
IF (fifo empty = 0^{\circ}) THEN
            ip_dst(15 \text{ DOWNTO } 0) \le tx_data(63 \text{ DOWNTO } 48);
            IF (ip_proto_nxt = X"06" or ip_proto_nxt = X"11" or ip_proto_nxt
= X"84") THEN
               IF (ip hlen nxt = B"0101") THEN
      tp \operatorname{src}(15 \text{ DOWNTO } 0) \leq \operatorname{tx} \operatorname{data}(47 \text{ DOWNTO } 32);
                   tp dst(15 \text{ DOWNTO } 0) \leq tx data(31 \text{ DOWNTO } 16);
                   dl done \leq = 1';
                   ip tp done \langle = '1';
                   parse\_state\_nxt <= DL\_SFT\_MORE;
               ELSE
                   tp \operatorname{src}(15 \text{ DOWNTO } 0) \leq \operatorname{tx} \operatorname{data}(15 \text{ DOWNTO } 0);
                   parse_state_nxt \le IP_TP_PARSE_16_3RD;
                END IF;
            ELSIF (ip_proto_nxt = X"01") then
               IF (ip_hlen_nxt = B"0101") then
tp src (15 DOWNTO 0) \leq X"00" & tx data (47 DOWNTO
40);
                   tp dst (15 DOWNTO 0) \leq X''00'' & tx data (39 DOWNTO
32);
                   dl done \leq = 1':
                   ip tp done \leq 1';
                   parse_state_nxt <= DL_SFT_MORE;
               ELSE
    tp \operatorname{src}(15 \operatorname{downto} 0) \ll X"00" \& \operatorname{tx} \operatorname{data}(15 \operatorname{DOWNTO} 8);
                   tp_dst(15 \text{ downto } 0) \le X"00" \& tx_data(7 \text{ DOWNTO } 0);
                   dl_done <='1';
                   ip tp done \leq '1';
                   parse state nxt \ll DL SFT MORE;
               END IF;
            ELSE
               tp src \leq X"0000";
                tp_{dst} \le X"0000";
               dl done \leq = 1';
               ip tp done \langle ='1';
                parse state nxt \leq DL SFT MORE;
            END IF;
         END IF;
```

```
WHEN IPV6 TP PARSE 16 2ND =>
   IF (fifo empty = '0') THEN
      ipv6 src (47 DOWNTO 0) \leq tx data(63 DOWNTO 16);
      ipv6 dst (127 DOWNTO 112) \leq tx data(15 DOWNTO 0);
      parse state nxt \le IPV6 TP PARSE 16 3RD;
   END IF:
WHEN IP TP PARSE 16 3RD =>
   IF (fifo empty = 0) THEN
      tp_dst (15 \text{ DOWNTO } 0) \le tx_data (63 \text{ downto } 48);
      dl_done \leq = 1';
      ip tp done \langle = '1';
      parse state nxt \leq DL SFT MORE;
   END IF:
WHEN IPV6 TP PARSE 16 3RD =>
   IF (fifo empty = 0^{\circ}) then
      ipv6_dst (111 DOWNTO 48) \leq tx data(63 DOWNTO 0):
      parse state nxt \le IPV6 TP PARSE 16 4TH;
   END IF:
WHEN IPV6 TP PARSE 16 4TH =>
   IF (fife empty = 0) then
      ipv6 dst(47 \text{ DOWNTO } 0) \le tx data(63 \text{ DOWNTO } 16);
      IF (ip_proto_nxt = X"06" or ip_proto_nxt = X"11") THEN
         tp \operatorname{src}(15 \text{ DOWNTO } 0) \leq \operatorname{tx} \operatorname{data}(15 \text{ DOWNTO } 0);
         parse state nxt \leq IPV6 TP PARSE 16 5TH;
      ELSE
         tp src \leq X"0000";
         tp dst \leq X"0000";
         dl_done \leq = '1';
         ipv6\_tp\_done <='1';
         parse state nxt \leq DL SFT MORE;
      END IF;
   END IF:
WHEN IPV6 TP PARSE 16 5TH =>
   tp dst (15 downto 0) \leq = tx data(63 \text{ DOWNTO } 48);
   dl done \leq = '1';
   ipv6 tp done \langle = 1';
   parse state nxt \leq DL SFT MORE;
WHEN DL SFT48 1ST =>
   IF (fifo empty = 0) THEN
      IF (dl\_ethtype\_nxt = TYPE\_IP) THEN
         ip proto nxt := tx data (39 DOWNTO 32);
```

```
ip proto(7 DOWNTO 0) \leq tx data (39 DOWNTO 32);
                 ip \operatorname{src}(31 \text{ DOWNTO } 16) \leq \operatorname{tx} \operatorname{data}(15 \text{ DOWNTO } 0);
                 parse\_state\_nxt <= IP\_TP\_PARSE\_48\_1ST;
             ELSIF (dl ethtype nxt = TYPE IPV6) THEN
                 ip proto nxt := tx data(63 DOWNTO 56);
                 ip proto(7 DOWNTO 0) \leq tx data(63 DOWNTO 56);
                 ipv6\_src(127 \text{ DOWNTO } 80) \le tx\_data(47 \text{ DOWNTO } 0);
                 parse state nxt \le IPV6 TP PARSE 48 1ST;
             ELSIF (dl ethtype nxt = TYPE ARP) then
                 arp opcode \leq tx data(53 \text{ DOWNTO } 46);
                 arp_ip_src \le tx_data(31 \text{ DOWNTO } 16);
                 parse state nxt \le ARP PARSE 48;
             ELSIF (dl ethtype nxt = TYPE MPLS or dl ethtype nxt = TYPE MPLS MU)
             THEN
                 dl done \leq = 1';
                 mpls done <= '1';
                 parse state nxt \ll DL SFT MORE;
             ELSE
                 dl_done <='1';
                 ip tp done \leq 0';
                 parse state nxt \leq DL SFT MORE;
             END IF:
          END IF:
      WHEN ARP PARSE 48 =>
          IF (fifo_empty = 0) THEN
             arp ip dst \leq tx data(63 DOWNTO 48);
             dl done \leq = 1';
             arp done \langle = '1';
             parse_state_nxt <= DL_SFT_MORE;
          END IF:
      WHEN IP_TP_PARSE_48_1ST =>
          IF (fifo_empty = 0) then
             ip \operatorname{src}(15 \text{ DOWNTO } 0) \leq \operatorname{tx} \operatorname{data}(63 \text{ DOWNTO } 48);
             ip dst(31 \text{ DOWNTO } 0) \leq tx data(47 \text{ DOWNTO } 16);
             IF (ip proto nxt = X"06" or ip proto nxt = X"11" or ip proto nxt
= X"84") THEN
                 IF (ip hlen nxt = B"0101") THEN
                    tp \operatorname{src}(15 \text{ DOWNTO } 0) \leq \operatorname{tx} \operatorname{data}(15 \text{ DOWNTO } 0);
                    parse\_state\_nxt <= IP\_TP\_PARSE\_48\_2ND;
                 ELSE
                    parse\_state\_nxt <= IP\_TP\_PARSE\_48\_3RD;
```

xxv

8);

```
END IF;
             ELSIF (ip proto nxt = X"01") then
                IF (ip hlen nxt = B''0101'') then
                   tp src(15 DOWNTO 0) \leq X''00'' \& tx data(15 DOWNTO)
                   tp dst(15 \text{ DOWNTO } 0) \leq X''00'' \& tx data(7 \text{ DOWNTO } 0);
                   dl done \leq = 1';
                   ip tp done \langle = '1';
                ELSE
                   parse\_state\_nxt <= IP\_TP\_PARSE\_48\_3RD;
                END IF:
             ELSE
                tp_src <= X"0000";
                tp dst \leq X"0000";
                dl done \leq = 1';
                ip tp done<='1';
                parse state nxt \ll DL SFT MORE;
             END IF:
         END IFf;
      WHEN IPV6 TP PARSE 48 1ST =>
         IF (fifo empty = 0^{\circ}) THEN
             ipv6\_src (79 DOWNTO 16) \leq tx\_data(63 DOWNTO 0);
             parse state nxt \le IPV6 TP PARSE 48 2ND;
         END IF;
      WHEN IP_TP_PARSE_48_2ND =>
         IF (fifo empty = 0^{\circ}) THEN
             tp dst(15 \text{ DOWNTO } 0) \leq tx data(63 \text{ DOWNTO } 48);
             dl_done \leq = 1';
             ip_tp_done <='1';
             parse state nxt \leq DL SFT MORE;
         END IF;
      WHEN IPV6 TP PARSE 48 2ND =>
         IF (fifo_empty = 0) then
             ipv6 \operatorname{src}(15 \text{ DOWNTO } 0) \leq \operatorname{tx} \operatorname{data}(63 \text{ DOWNTO } 48);
             ipv6 dst(127 \text{ DOWNTO } 80) \le tx data(47 \text{ DOWNTO } 0);
             parse\_state\_nxt <= IPV6\_TP\_PARSE\_48\_3RD;
         END IF:
      WHEN IP TP PARSE 48 3RD =>
         IF (fifo empty = 0) THEN
             IF (ip_proto_nxt = X"06" or ip_proto_nxt = X"11" or ip_proto_nxt
= X"84") THEN
```

```
tp \operatorname{src}(15 \text{ DOWNTO } 0) \leq \operatorname{tx} \operatorname{data}(47 \text{ DOWNTO } 32);
         tp dst(15 DOWNTO 0) \leq tx data(31 DOWNTO 16);
         dl done \leq = 1';
         ip_tp_done <= '1';
         parse state nxt \leq DL SFT MORE;
      ELSIF (ip proto nxt = X"01") then
         tp src(15 \text{ DOWNTO } 0) \le X"00" \& tx data(47 \text{ DOWNTO } 40);
         tp dst(15 \text{ DOWNTO } 0) \le X"00" \& tx data(39 \text{ DOWNTO } 32);
         dl done \leq = 1';
         ip tp done \langle = '1';
         parse_state_nxt \leq DL\_SFT\_MORE;
      END IF:
   END IF;
WHEN IPV6 TP PARSE 48 3RD =>
   IF (fifo_empty = 0) THEN
      ipv6 dst (79 DOWNTO 16) \leq tx data (63 DOWNTO 0);
      parse state nxt \le IPV6 TP PARSE 48 4TH;
   END IF;
WHEN IPV6 TP PARSE 48 4TH =>
   IF (fifo empty = '0') THEN
      ipv6 dst (15 DOWNTO 0) \leq tx data (63 DOWNTO 48);
      IF (ip_proto_nxt = X"06" or ip_proto_nxt = X"11") THEN
         tp_src (15 DOWNTO 0) \leq tx_data (47 DOWNTO 32);
         tp dst (15 DOWNTO 0) \leq tx data (31 DOWNTO 16);
         dl_done <='1';
         ipv6 tp done \leq = '1';
         parse_state_nxt <= DL_SFT_MORE;
       ELSE
         tp\_src <= X"0000";
         tp_dst \le X"0000";
         dl done \leq = 1';
         ipv6 tp done \langle ='1';
         parse\_state\_nxt <= DL\_SFT\_MORE;
      END IF;
   END IF;
WHEN DL SFT MORE =>
   IF (fife empty = '0' and almost empty = '1') THEN
      parse state nxt \leq DL SFT LAST;
   ELSIF (fifo empty = '0' and almost empty = '0') THEN
      parse_state <= DL_SFT_MORE;
   ELSIF (fifo_empty = '1') then
```

```
parse_state_nxt <= DL_WAIT_TVALID;
END IF;
WHEN DL_SFT_LAST =>
IF (compose_done = '1') THEN
parse_state_nxt <= DL_WAIT_TVALID;
ELSE
parse_state_nxt <= DL_SFT_LAST;
END IF;
END CASE;
END process packet_parsing;
END header_parser;
```

Lookup Entry Composer Block

library IEEE; use IEEE.STD LOGIC 1164.ALL; ENTITY lu_entry_composer IS GENERIC(OPENFLOW MATCH SIZE : INTEGER := 256); PORT (asclk : IN STD LOGIC; aresetn : IN STD_LOGIC; dl start : IN STD LOGIC; dl done : IN STD LOGIC; src_port : IN STD_LOGIC_VECTOR (7 DOWNTO 0); dl_dst : IN STD_LOGIC_VECTOR (47 DOWNTO 0); dl src : IN STD LOGIC VECTOR (47 DOWNTO 0); dl ethtype : IN STD LOGIC VECTOR (15 DOWNTO 0); dl_vlantag : IN STD_LOGIC_VECTOR (15 DOWNTO 0); ip_tp_done : IN STD_LOGIC; ipv6 tp done : IN STD LOGIC; mpls done: IN STD LOGIC; arp done : IN STD LOGIC; arp_opcode: IN STD_LOGIC_VECTOR (7 DOWNTO 0); arp ip src: IN STD LOGIC VECTOR (15 DOWNTO 0); arp ip dst: IN STD LOGIC VECTOR (15 DOWNTO 0); ip_proto : IN STD_LOGIC_VECTOR (7 DOWNTO 0); ip_tos :IN STD_LOGIC_VECTOR (7 DOWNTO 0); ip src : IN STD LOGIC VECTOR (31 DOWNTO 0); ip_dst : IN STD_LOGIC_VECTOR (31 DOWNTO 0); ipv6 src: IN STD LOGIC VECTOR (127 DOWNTO 0); ipv6_dst: IN STD_LOGIC_VECTOR (127 DOWNTO 0); mpls label: IN STD LOGIC VECTOR (19 DOWNTO 0); mpls_tc : IN STD_LOGIC_VECTOR (2 DOWNTO 0); tp_src : IN STD_LOGIC_VECTOR (15 DOWNTO 0); tp_dst : IN STD_LOGIC_VECTOR (15 DOWNTO 0); lu_ack : IN STD_LOGIC; compose_done : INOUT STD_LOGIC; lu_entry : OUT STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1)

DOWNTO 0);

lu_req : INOUT STD_LOGIC);

END lu_entry_composer;

ARCHITECTURE lu entry composer of lu entry composer IS parsing-status check state machine TYPE sc type IS (SC WAIT PARSE START, SC WAIT CMP DONE); SIGNAL sc state, sc state nxt : sc type; SIGNAL parse started: STD LOGIC; request latch state machine TYPE req latch type is (RL WAIT PARSE DONE, RL WAIT REQ); SIGNAL req latch state, req latch state nxt :req latch type; SIGNAL parse result : STD LOGIC VECTOR (1 DOWNTO 0); SIGNAL int_entry : STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1 DOWNTO 0); SIGNAL lu req prev : STD LOGIC; SIGNAL int_req, lu_req_pre : STD_LOGIC;flowtable interface state machine TYPE lookup_inf_type is (LU_WAIT_INT_REQ, LU_WAIT_ACK); SIGNAL lookup_inf_state, lookup_inf_state_nxt : lookup_inf_type;

BEGIN

```
parse started \leq = 1';
           sc_state_nxt <= SC_WAIT_CMP_DONE;
        ELSE
           sc_state_nxt <= SC_WAIT_PARSE_START;
        END IF;
  WHEN SC WAIT CMP DONE =>
     IF (compose done = (1)) THEN
        parse_started \leq 0;
        sc state nxt \leq SC WAIT PARSE START;
     ELSE
        sc_state_nxt <= SC_WAIT_CMP_DONE;
     END IF:
  END CASE;
END PROCESS;
..... Only one state machine will reply during one packet parsing process .....
PROCESS (asclk, aresetn)
BEGIN
  IF (are set n = 1) THEN
     lu_req_prev <= '0';
  ELSIF (asclk'event and asclk = '1') THEN
     lu\_req\_prev <= lu\_req;
  END IF;
END PROCESS;
PROCESS (asclk, aresetn, dl done, ip tp done, lu req, req latch state, req latch state nxt,
parse_started, lu_req_prev)
VARIABLE int req nxt:STD LOGIC;
BEGIN
  IF (aresetn = 1) THEN
     int req \leq '0';
     int_entry \langle = (others = >'0');
     compose\_done <= '0';
     req latch state \leq RL WAIT PARSE DONE;
  ELSIF (asclk'event and asclk = (1)) THEN
     int req \leq int req nxt;
     req latch state \leq req latch state nxt;
  END IF;
  CASE req_latch_state IS
     WHEN RL WAIT PARSE DONE =>
        IF (parse started = '1') THEN
```

xxxi

```
IF (dl\_done = '1' and ip\_tp\_done = '0') THEN
   int entry <=
      src_port
      & dl src
      & dl dst
      & dl ethtype
      & dl_vlantag
      & X"00000000" -- ipv4_src
      & X"00000000" -ipv4 dst
      & X"00" –ipv4_proto
      & X"00"–ipv4_tos
      & X"0000" -tp_src
      & X"0000" -tp_dst
      & X"00";-pad
   compose done \langle = '1';
   int req nxt := '1';
   req latch state nxt \leq RL WAIT REQ;
ELSIF (dl_done = '1' and arp_done = '1') then
   int entry \leq =
      src_port
      & dl src
      & dl_dst
      & dl ethtype
      & dl vlantag
      & arp_ip_src -arp_src
      & arp ip dst – arp dst
      & arp_opcode –arp
      & X"00"-ipv4_tos
      & X"0000" -tp_src
      & X"0000" -tp_dst
      & X"000000000";-pad
   compose done \langle = '1';
   int\_req\_nxt := '1';
   req\_latch\_state\_nxt <= RL\_WAIT\_REQ;
ELSIF (dl_done = '1' and mpls_done = '1') then
   int\_entry <=
      src_port
      & dl src
      & dl dst
      & dl_ethtype
      & dl_vlantag
```

```
& mpls label
                  & mpls tc
                  & X"00000000" -- ipv4_src
                  & X"00000000" -- ipv4 dst
                  & X"0000" -tp src
                  & X"0000"-tp_dst
                  & B"0";
               compose done \langle = '1';
               int req nxt := '1';
               req\_latch\_state\_nxt <= RL\_WAIT\_REQ;
            ELSIF (dl_done = '1' and ip_tp_done = '1') then
               int entry \leq =
                  src port
                  & dl src
                  & dl dst
                  & dl ethtype
                  & dl vlantag
                  & ip_src -ipv4_src
                  & ip dst –ipv4 dst
                  & ip_proto -ipv4_proto
                  & ip_tos-ipv4_tos
                  & tp_src -tp_src
                  & tp_dst-tp_dst
                  & X"00";
               compose\_done <= '1';
               int req nxt := '1';
               req\_latch\_state\_nxt <= RL\_WAIT\_REQ;
            END IF;
         ELSE
            req latch state nxt \leq RL WAIT PARSE DONE;
         END IF;
      WHEN RL WAIT REQ =>
         IF (lu\_req = '1' and lu\_req\_prev = '0') THEN
            int req nxt := '0';
            req_latch_state_nxt <= RL_WAIT_PARSE_DONE;
         ELSE
            req\_latch\_state\_nxt <= RL\_WAIT\_REQ;
         END IF;
   END CASE;
END PROCESS;
..... Flow table module Interface Process .....
```

```
PROCESS (aresetn, asclk, lookup inf state, lu ack, int req)
BEGIN
   IF (are set n = 1) THEN
     lu req <= '0';
      lu entry \langle = (others = > 0');
      lookup inf state \leq LU WAIT INT REQ;
   ELSIF (asclk'event and asclk = '1') THEN
      lookup_inf_state <= lookup_inf_state_nxt;</pre>
   END IF;
   CASE lookup_inf_state is
      WHEN LU_WAIT_INT_REQ =>
         IF (int\_req = '1') THEN
            lu req <= '1';
            lu\_entry <= int\_entry;
            lookup_inf_state_nxt <= LU_WAIT_ACK;
         ELSE
            lookup inf state nxt \leq LU WAIT INT REQ;
         END IF;
      WHEN LU WAIT ACK =>
         IF (lu\_ack = '1') THEN
            lu_req <= '0';
            lookup\_inf\_state\_nxt <= LU\_WAIT\_INT\_REQ;
         ELSE
            lookup inf state nxt \leq LU WAIT ACK;
         END IF;
   END CASE;
END PROCESS;
END lu entry composer;
```

Flow Table Controller Top Module

library IEEE; use IEEE.STD LOGIC 1164.ALL; ENTITY flow_table_controller IS GENERIC (OPENFLOW MATCH SIZE: INTEGER:= 256; OPENFLOW_MASK_SIZE : INTEGER:= 256; **OPENFLOW ACTION SIZE :INTEGER:= 256**); PORT (asclk : IN STD_LOGIC; asresetn: IN STD_LOGIC; lu req1 : IN STD LOGIC; lu_req2 : IN STD_LOGIC; lu_req3 : IN STD_LOGIC; lu req4 : IN STD LOGIC; lu entry1: IN STD LOGIC VECTOR(OPENFLOW MATCH SIZE-1 DOWNTO 0);lu_entry2 : IN STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO 0);lu entry3: IN STD LOGIC VECTOR(OPENFLOW MATCH SIZE-1 DOWNTO 0);lu_entry4 : IN STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO 0);lu done1 : INOUT STD LOGIC; lu done2 : INOUT STD LOGIC; lu_done3 : INOUT STD_LOGIC; lu done4 : INOUT STD LOGIC; lu_ack1 : OUT STD_LOGIC; lu_ack2 : OUT STD_LOGIC; lu_ack3 : OUT STD_LOGIC; lu ack4 : OUT STD LOGIC;

xxxvi E. FLOW TABLE CONTROLLER TOP MODULE

action: OUT STD_LOGIC_VECTOR(OPENFLOW_ACTION_SIZE-1 DOWNTO 0);

match : OUT STD_LOGIC_VECTOR (3 downto 0)); END flow_table_controller;

ARCHITECTURE flow_table_controller of flow_table_controller IS

SIGNAL add_entry_int, no_match_entry_int:std_logic_vector(OPENFLOW_MATCH_SIZE-1 DOWNTO 0);

SIGNAL add_mask_int: std_logic_vector(OPENFLOW_MASK_SIZE-1 DOWNTO 0);

SIGNAL policy_req_int, add_entry_reply_int, add_entry_done_int :std_logic; SIGNAL action_in_int :std_logic_vector(OPENFLOW_ACTION_SIZE-1 DOWNTO 0);

......Flow Table Lookup..... COMPONENT ft_lookup PORT(asclk : IN STD_LOGIC; asresetn : IN STD LOGIC; lu req1 : IN STD LOGIC; lu_req2 : IN STD_LOGIC; lu req3 : IN STD LOGIC; lu_req4 : IN STD_LOGIC; lu entry1: IN STD LOGIC VECTOR(OPENFLOW MATCH SIZE-1 DOWNTO 0);lu_entry2 : IN STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO 0);lu entry3: IN STD LOGIC VECTOR(OPENFLOW MATCH SIZE-1 DOWNTO 0);lu_entry4 : IN STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO 0);add entry: IN STD LOGIC VECTOR(OPENFLOW MATCH SIZE-1 DOWNTO (0): add_mask : IN STD_LOGIC_VECTOR(OPENFLOW_MASK_SIZE-1 DOWNTO (0): add_entry_reply : IN STD_LOGIC; lu_done1 : INOUT STD_LOGIC; lu done2 : INOUT STD LOGIC; lu done3 : INOUT STD LOGIC; lu done4 : INOUT STD LOGIC;

```
lu ack1 : OUT STD LOGIC;
  lu ack2 : OUT STD LOGIC;
  lu_ack3 : OUT STD_LOGIC;
  lu ack4 : OUT STD LOGIC;
  policy req : OUT STD LOGIC;
  action in: IN STD LOGIC VECTOR(OPENFLOW ACTION SIZE-1 DOWNTO
0);
  action out: OUT STD LOGIC VECTOR(OPENFLOW ACTION SIZE-1
DOWNTO 0);
  no_match_entry: OUT STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-
1 \text{ DOWNTO } 0);
  add entry done: OUT STD LOGIC;
  match : OUT STD LOGIC VECTOR (3 DOWNTO 0)
  );
END COMPONENT;
.....Controller Policy.....
COMPONENT policy
PORT(
  asclk : IN STD_LOGIC;
  asresetn : IN STD_LOGIC;
  policy req : IN STD LOGIC;
  no_match_entry : IN STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1
DOWNTO 0);
  add entry done : IN STD LOGIC;
  add_entry : OUT STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1
DOWNTO 0);
  add_mask: OUT STD_LOGIC_VECTOR(OPENFLOW_MASK_SIZE-1 DOWNTO
0);
  action:out STD_LOGIC_VECTOR (OPENFLOW_ACTION_SIZE-1 DOWNTO
0);
  add_entry_reply : OUT STD_LOGIC
                                    );
END COMPONENT;
BEGIN
Inst ft lookup: ft lookup PORT MAP(
  \operatorname{asclk} => \operatorname{asclk},
  asresetn => asresetn,
  lu_req1 => lu_req1,
  lu req2 => lu req2,
  lu req3 => lu req3,
  lu_req4 => lu_req4,
  lu entry1 => lu entry1,
```

```
lu entry2 => lu entry2,
   lu entry3 => lu entry3,
   lu_entry4 => lu_entry4,
   add entry => add entry int,
   add mask => add mask int,
   lu done1 => lu done1,
   lu done2 => lu done2,
   lu done3 => lu done3,
   lu done4 => lu done4,
   lu ack1 => lu ack1,
   lu ack2 => lu ack2,
   lu ack3 => lu ack3,
   lu ack4 => lu ack4,
   policy req => policy req int,
   action in => action in int,
   action out => action,
   no match entry => no match entry int,
   add_entry_reply => add_entry_reply_int,
   add entry done => add entry done int,
   match => match
   ):
Inst_policy: policy PORT MAP(
  asclk => asclk,
   asresetn => asresetn,
   policy_req => policy_req_int,
   no match entry => no match entry int,
   add\_entry => add\_entry\_int,
   add mask => add mask int,
   action => action in int,
   add entry done => add entry done int,
   add entry reply => add entry reply int
   );
END flow_table_controller;
```

Appendix Flow Table Lookup Block

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_unsigned.ALL;

ENTITY ft lookup IS GENERIC (OPENFLOW MATCH SIZE: INTEGER:= 256; OPENFLOW_MASK_SIZE : INTEGER:= 256; OPENFLOW_ACTION_SIZE: INTEGER:= 256); PORT (asclk : IN STD_LOGIC; asresetn : IN STD_LOGIC; lu_req1 : IN STD_LOGIC; lu_req2 : IN STD_LOGIC; lu req3 : IN STD LOGIC; lu_req4 : IN STD_LOGIC; lu_entry1 : IN STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1 DOWNTO 0);lu entry2: IN STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1 DOWNTO 0);lu entry3: IN STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1 DOWNTO 0);lu_entry4: IN STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1 DOWNTO 0);add_entry : IN STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-1 DOWNTO 0; add_mask : IN STD_LOGIC_VECTOR (OPENFLOW_MASK_SIZE-1 DOWNTO 0);lu done1 : INOUT STD LOGIC; lu done2 : INOUT STD LOGIC; lu_done3 : INOUT STD_LOGIC;

```
lu done4 : INOUT STD LOGIC;
  lu ack1 : OUT STD LOGIC;
  lu ack2 : OUT STD LOGIC;
  lu ack3 : OUT STD_LOGIC;
  lu ack4 : OUT STD LOGIC;
  policy req : OUT STD LOGIC;
  action_in: IN STD_LOGIC_VECTOR(OPENFLOW_ACTION_SIZE-1 DOWNTO
0):
  action out: OUT STD LOGIC VECTOR(OPENFLOW ACTION SIZE-1
DOWNTO 0);
  no match_entry: OUT STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-
1 DOWNTO 0):
  add entry reply : IN STD LOGIC;
  add entry done: OUT STD LOGIC;
  match: OUT STD LOGIC VECTOR (3 DOWNTO 0)
  );
END ft lookup;
ARCHITECTURE ft lookup of ft lookup is
..... Exact Match Table .....
COMPONENT exact match1 exdes
PORT(
  RSTA : IN STD LOGIC;
  WEA : IN STD LOGIC VECTOR(0 DOWNTO 0);
  ADDRA : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
  DINA: IN STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1 DOWNTO
0);
  CLKA : IN STD LOGIC:
  RSTB : IN STD LOGIC;
  WEB : IN STD LOGIC VECTOR(0 DOWNTO 0);
  ADDRB : IN STD LOGIC VECTOR(9 DOWNTO 0);
  DINB : IN STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO
(0):
  CLKB : IN STD LOGIC;
  DOUTA : OUT STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO
(0):
  DOUTB: OUT STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1 DOWNTO
(0)
  );
END COMPONENT:
......Wildcard Match Table .....
```

```
COMPONENT wildcard match1 exdes
PORT(
  RSTA : IN STD LOGIC;
  WEA : IN STD LOGIC VECTOR(0 DOWNTO 0);
  ADDRA : IN STD LOGIC VECTOR(9 DOWNTO 0);
  DINA : IN STD LOGIC VECTOR (OPENFLOW MASK SIZE-1 DOWNTO
0);
  CLKA : IN STD_LOGIC;
  RSTB : IN STD LOGIC;
  WEB : IN STD_LOGIC_VECTOR(0 to 0);
  ADDRB : IN STD_LOGIC_VECTOR(9 downto 0);
  DINB : IN STD LOGIC VECTOR(OPENFLOW MASK SIZE-1 DOWNTO
0);
  CLKB : IN STD LOGIC;
  DOUTA: OUT STD LOGIC VECTOR(OPENFLOW MASK SIZE-1 DOWNTO
0);
  DOUTB: OUT STD LOGIC VECTOR(OPENFLOW MASK SIZE-1 DOWNTO
(0)
  );
END COMPONENT;
.....Action Storage.....
COMPONENT action
PORT (
  clka : IN STD LOGIC;
  rsta : IN STD LOGIC;
  wea : IN STD LOGIC VECTOR(0 DOWNTO 0);
  addra : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
  dina : IN STD LOGIC VECTOR (OPENFLOW ACTION SIZE-1 DOWNTO
0);
  douta: OUT STD LOGIC VECTOR(OPENFLOW ACTION SIZE-1 DOWNTO
0);
  clkb : IN STD_LOGIC;
  rstb : IN STD LOGIC;
  web : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
  addrb : IN STD LOGIC VECTOR(9 DOWNTO 0);
  dinb : IN STD_LOGIC_VECTOR(OPENFLOW_ACTION_SIZE-1 DOWNTO
0);
  doutb: OUT STD LOGIC VECTOR(OPENFLOW ACTION SIZE-1 DOWNTO
(0)
  );
END COMPONENT;
```

xli

xlii F. FLOW TABLE LOOKUP BLOCK

TYPE request_type IS (req_idle, req1, req2, req3, req4, req5);

TYPE flow_table_lookup_type is (flow_table_lookup_wait, write_entry_start, write_entry_done, lu_entry_match_start, lu_entry_match_done, lu_entry_match_done_nxt);

SIGNAL flow_table_lookup_state, flow_table_lookup_state_nxt : flow_table_lookup_type; SIGNAL request_state, request_state_nxt:request_type;

SIGNAL lu_entry: STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO 0);

SIGNAL exact_match_dina ,exact_match_dinb,exact_match_doutb,exact_match_douta: STD_LOGIC_VECTOR(OPENFLOW_MATCH_SIZE-1 DOWNTO 0);

SIGNAL action_dina, action_dinb, action_doutb, action_douta:STD_LOGIC_VECTOR(OPENFL(1 DOWNTO 0);

signal wildcard_match_dina, wildcard_match_douta, wildcard_match_doutb: STD_LOGIC_VECT 1 DOWNTO 0);

SIGNAL exact_match_wea,wildcard_match_wea, action_wea: STD_LOGIC_VECTOR (0 DOWNTO 0);

SIGNAL exact_match_addrb,exact_match_addra,wildcard_match_addra,wildcard_match_addrb,a STD_LOGIC_VECTOR(9 DOWNTO 0);

SIGNAL flow_entry_req, controller_req:STD_LOGIC;

SIGNAL lu_done1_int,lu_done2_int,lu_done3_int,lu_done4_int:STD_LOGIC;

SIGNAL req_num:STD_LOGIC_VECTOR(3 DOWNTO 0);

BEGIN

IF (as resetn = '1') THEN

```
flow_entry_req \leq 0;
```

```
controller_req \leq 0';
```

```
lu ack1 <= '0';
```

```
lu ack2 <= '0';
```

```
lu_{ack3} <= '0';
```

```
lu_{ack4} <= '0';
```

```
lu entry \leq = (others = > 0');
```

```
req_num \leq = (others =>'0');
```

```
request\_state <= req\_idle;
```

```
ELSIF (asclk'event and asclk = '1') THEN
request_state <= request_state_nxt;
```

```
END IF;
```

```
CASE request state IS
   WHEN req_idle =>
      IF (lu_req1 = '1') THEN
          flow_entry_req \leq '1';
          controller req \langle = 0';
         lu ack1 <= '1';
         lu\_entry <= lu\_entry1;
         req num \leq B"0001";
         request state nxt \le req1;
      ELSIF (lu_req2 = '1') THEN
          flow_entry_req \leq 1';
          controller req \leq 0';
         lu ack2 <= '1';
         lu\_entry <= lu\_entry2;
         req num \leq B"0010";
         request\_state\_nxt <= req2;
      ELSIF (lu_req3 = '1') THEN
          flow_entry_req \leq 1';
          controller req \langle = 0';
         lu ack3 <= '1';
         lu\_entry <= lu\_entry3;
         req_num <= B"0100";
          request state nxt \le req3;
      ELSIF (lu_req4 = '1') THEN
          flow_entry_req \leq 1';
          controller req \langle = 0';
         lu ack4 \le 1';
         lu\_entry <= lu\_entry4;
         req_num <= B"1000";
          request state nxt \le req4;
      ELSIF (add_entry_reply = (1)) THEN
          controller req \langle = '1';
         flow_entry_req \leq 0';
         req_num \leq B"0000";
         request_state_nxt <= req5;
      ELSE
          request_state_nxt <= req_idle;
      END IF;
   WHEN req1 =>
      IF (lu\_req2 = '1' and lu\_done1\_int = '1') THEN
          flow_entry_req \leq '1';
```

```
controller req \langle = 0';
      lu ack2 <= '1';
      lu\_entry <= lu\_entry2;
      req_num <= B"0010";
      request state nxt \le req2;
   ELSIF (lu req3 = 1 and lu done1 int = 1) THEN
      flow entry req \leq = 1';
      controller req \langle = 0';
      lu ack3 <= '1';
      lu entry \leq lu entry3;
      req num \leq B"0100";
      request state nxt \le req3;
   ELSIF (lu req4 = '1' and lu done1 int = '1') THEN
      flow_entry_req \leq 1';
      controller req \langle = 0';
      lu ack4 \le 1';
      lu entry <= lu entry 4;
      req_num <= B"1000";
      request state nxt \le req4;
   ELSIF (add entry reply = '1' and lu done1 int = '1') THEN
      controller req \leq '1';
      flow_entry_req \leq 0';
      req num <= B"0000";
      request state nxt \le req5;
   ELSIF (lu_req1 = '1' and lu_done1_int = '1') THEN
      flow entry req \langle = '1';
      controller_req \leq 0';
      lu ack1 <= '1';
      lu\_entry <= lu\_entry1;
      req_num <= B"0001";
      request\_state\_nxt <= req1;
   ELSE
      request_state_nxt <= req_idle;
   END IF:
WHEN reg2 =>
   IF (lu\_req3 = '1' and lu\_done2\_int = '1') THEN
      flow_entry_req \leq  '1';
      controller req \langle = 0';
      lu ack3 <= '1';
      lu\_entry <= lu\_entry3;
      req_num \leq B"0100";
```

```
request state nxt \le reg3;
   ELSIF (lu req4 = '1' and lu done2 int = '1') THEN
      flow_entry_req \leq = '1';
      controller req \langle = 0';
      lu ack4 \le 1';
      lu entry <= lu entry 4;
      req num \leq B"1000";
      request state nxt \le req4;
   ELSIF (add_entry_reply = '1' and lu_done2_int = '1') THEN
      controller req \langle = '1';
      flow_entry_req \leq 0';
      req num \leq B"0000";
      request state nxt \le req5;
   ELSIF (lu_req1 = '1' and lu_done2_int = '1') THEN
      flow entry req \langle = '1';
      controller req \leq 0';
      lu ack1 <= '1';
      lu\_entry <= lu\_entry1;
      req_num \leq B"0001";
      request state nxt \le req1;
   ELSIF (lu req2 = 1 and lu done2 int = 1) THEN
      flow_entry_req \leq  '1';
      controller req \langle = 0';
      lu ack2 <= '1';
      lu\_entry <= lu\_entry2;
      req num \leq B"0010";
      request\_state\_nxt <= req2;
   ELSE
      request_state_nxt <= req_idle;
   END IF:
WHEN req3 =>
   IF (lu req4 = '1' and lu done3 int = '1') THEN
      flow_entry_req \leq = '1';
      controller req \leq 0';
      lu ack4 \le 1';
      lu\_entry <= lu\_entry4;
      req_num <= B"1000";
      request state nxt \le req4;
   ELSIF (add entry reply = '1' and lu done3 int = '1') THEN
      controller_req \leq '1';
      flow_entry_req \leq 0';
```

```
req num \leq B"0000";
      request state_nxt \leq req5;
   ELSIF (lu_req1 = '1' and lu_done3_int = '1') THEN
      flow entry req \langle = '1';
      controller req \leq 0';
      lu ack1 <= '1';
      lu entry \leq = lu entry1;
      req_num \leq B"0001";
      request state nxt \le req1;
   ELSIF (lu_req2 = '1' and lu_done3_int = '1') THEN
      flow_entry_req \leq '1';
      controller req \leq 0';
      lu ack2 <= '1';
      lu entry \leq = lu entry2;
      req_num \leq B"0010";
      request state nxt \le req2;
   ELSIF (lu req3 = 1 and lu done3 int = 1) THEN
      flow_entry_req \leq '1';
      controller req \langle = 0';
      lu ack3 <= '1';
      lu entry \leq lu entry3;
      req_num <= B"0100";
      request state nxt \le req3;
   ELSE
   request_state_nxt <= req_idle;
   END IF:
WHEN req4 =>
   IF (add entry reply = '1' and lu done4 int = '1') THEN
      controller_req \leq '1';
      flow entry req \langle = 0';
      req num \leq B"0000";
      request state nxt \le req5;
   ELSIF (lu_req1 = '1' and lu_done4_int = '1') THEN
      flow entry req \langle = '1';
      controller req \leq 0';
      lu ack1 <= '1';
      lu\_entry <= lu\_entry1;
      req_num <= B"0001";
      request state nxt \le req1;
   ELSIF (lu_req2 = '1' and lu_done4_int = '1') THEN
      flow_entry_req \leq '1';
```

```
controller_req \leq 0';
      lu ack2 <= '1';
      lu\_entry <= lu\_entry2;
      req_num <= B"0010";
      request state nxt \le req2;
   ELSIF (lu req3 = 1 and lu done4 int = 1) THEN
      flow_entry_req \leq  '1';
      controller req \langle = 0';
      lu ack3 <= '1';
      lu\_entry <= lu\_entry3;
      req_num <= B"0100";
      request state nxt \le req3;
   ELSIF (lu req4 = '1' and lu done4 int = '1') THEN
      flow_entry_req \leq  '1';
      controller req \langle = 0';
      lu ack4 \le 1';
      lu entry <= lu entry 4;
      req_num <= B"1000";
      request\_state\_nxt <= req4;
   ELSE
      request_state_nxt <= req_idle;
   END IF;
WHEN req5 =>
   IF (lu_req1 = '1') THEN
      flow_entry_req \leq 1';
      controller req \langle = 0';
      lu ack1 <= '1';
      lu\_entry <= lu\_entry1;
      req_num <= B"0001";
      request state nxt \le req1;
   ELSIF (lu_req2 = '1') THEN
      flow entry req \langle = '1';
      controller_req \leq 0;
      lu ack2 <= '1';
      lu entry \leq = lu entry2;
      req_num <= B"0010";
      request\_state\_nxt <= req2;
   ELSIF (lu_req3 = (1)) THEN
```

```
flow entry req \langle = '1';
controller_req \leq 0';
lu ack3 <= '1';
```

```
lu\_entry <= lu\_entry3;
             req_num \leq B"0100";
             request\_state\_nxt <= req3;
          ELSIF (lu req4 = 1) THEN
             flow entry req \leq  '1';
             controller req \langle = 0';
             lu ack4 \le 1';
             lu entry <= lu entry 4;
             req num \leq B"1000";
             request\_state\_nxt <= req4;
          ELSIF (add_entry_reply = (1)) THEN
             controller_req \leq '1';
             flow entry req \langle = 0';
             req_num <= B"0000";
             request\_state\_nxt <= req5;
          ELSE
             request state nxt \leq req idle;
          END IF:
   END CASE;
END PROCESS;
```

```
PROCESS (asclk,asresetn,controller_req,flow_entry_req,flow_table_lookup_state)
VARIABLE exact match addra nxt, wildcard match addra nxt, action addra nxt:
STD_LOGIC_VECTOR(9 DOWNTO 0);
VARIABLE exact match nxt, wildcard match nxt: STD LOGIC;
VARIABLE lu_entry_nxt, exact_match_douta_nxt, exact_match_doutb_nxt: STD_LOGIC_VEC
(OPENFLOW MATCH SIZE-1 DOWNTO 0);
VARIABLE wildcard_match_douta_nxt,wildcard_match_doutb_nxt: STD_LOGIC_VECTOR(OF
1 \text{ DOWNTO } 0);
VARIABLE req_num_nxt : STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
  IF (as reset n = (1)) THEN
......Write signals.....
     exact_match_wea <= (others =>'0');
     wildcard_match_wea <= (others =>'0');
     action wea \langle = (others = > 0');
     add_entry_done \leq = 0;
     exact_match_addra <= (others =>'0');
     wildcard_match_addra \leq = (others => 0');
     action addra \langle = (others = >'0');
```

```
exact match dina \langle = (others = > 0');
   wildcard match dina \langle = (others = >'0');
   action_dina \langle = (others = > 0');
   exact match addra nxt := (others =>'0');
   wildcard match addra nxt := (others =>'0');
   action addra nxt := (others => '0');
  exact match addrb \leq = (others = > 0');
   exact match doutb \leq = (others = >'0');
   wildcard_match_addrb \leq (others =>'0');
   wildcard_match_doutb \leq (others =>'0');
   action addrb \leq = (others =>'0');
   action doutb \langle = (others = >'0');
   lu done1 \le 0';
  lu done2 \le 0';
  lu done3 \le 0';
  lu done4 \le 0';
  match \langle = (others = > 0');
   policy req \leq 0';
   no match entry \langle = (others = > 0');
   action out \langle = (others = > 0');
   flow_table_lookup_state <= flow_table_lookup_wait;
ELSIF (asclk'event and asclk = '1') THEN
   flow table lookup state \leq flow table lookup state nxt;
END IF;
CASE flow table lookup state IS
   WHEN flow_table_lookup_wait =>
      IF (controller req = (1)) THEN
         req_num_nxt := req_num;
         add entry done \langle = 0';
         flow table lookup state nxt \le write entry start;
      ELSIF (flow entry req = '1') THEN
         req_num_nxt := req_num;
         flow table lookup state nxt \le lu entry match start;
      ELSE
         flow_table_lookup_state_nxt <= flow_table_lookup_wait;
      END IF:
      ...... Write Flow Entry Process ......
   WHEN write entry start =>
      exact_match_wea <= B"1";
      wildcard match wea \leq B''1'';
```

1 F. FLOW TABLE LOOKUP BLOCK

```
action wea \leq B''1'';
         exact match dina \leq add entry;
         wildcard_match_dina <= add_mask;
         action dina \leq action in;
         wildcard match addra \leq wildcard match addra nxt;
         wildcard match addra nxt := wildcard match addra <math>nxt + "1";
         exact match addra \leq = exact match addra nxt;
         exact match addra nxt := exact match addra <math>nxt + "1";
         action addra \leq action addra nxt;
         action addra nxt := action addra nxt + "1";
         IF (exact match addra nxt = B''1111111111'' or exact match addra =
B"1111111111") THEN
            exact match addra nxt := (others =>'0');
            exact_match_addra <= (others =>'0');
         END IF:
         IF (wildcard match addra nxt = B'' 1111111111'' or wildcard match addra
= B'' 1111111111'') THEN
            wildcard match addra nxt := (others =>'0');
            wildcard match addra \langle = (others = >'0');
         END IF;
         IF (action_addra_nxt = B"1111111111" \text{ or } action_addra = B"1111111111")
THEN
            action addra nxt := (others => 0');
            action addra \langle = (others = >'0');
         END IF:
            flow table lookup state nxt \leq write entry done;
      WHEN write_entry_done =>
         add entry done \langle = '1';
         action_out <= action_in;
         IF (flow entry req = '1') THEN
            req num nxt := req num;
            flow table lookup state nxt \ll u entry match start;
         ELSIF (controller_req = (1)) THEN
            req num nxt := req num;
            flow table lookup state nxt \leq write entry start;
         ELSE
            flow table lookup state nxt \ll flow table lookup wait;
         END IF:
WHEN lu_entry_match_start =>
         exact match wea \leq B"0";
```

```
wildcard match wea \leq B"0";
         lu entry nxt := lu entry;
         FOR i IN 0 TO 1023 LOOP
            exact match douta nxt:= exact match douta;
            IF (lu entry nxt = exact match douta nxt) THEN
               exact match nxt:= '1';
            ELSE
               exact match nxt:= '0';
            END IF;
            exact match addrb \leq exact match addrb + "1";
         END LOOP;
         FOR i IN 0 TO 1023 LOOP
            wildcard match douta nxt:= wildcard match douta;
            IF(lu_entry_nxt(255 DOWNTO 152) = wildcard_match_douta_nxt(255
DOWNTO 152)) THEN
               wildcard match nxt:= '1';
         EXIT;
            ELSE
               wildcard match nxt:= '0';
            END IF;
               wildcard match addrb\leq wildcard match addrb + "1";
         END LOOP ;
         flow table lookup state nxt \le u entry match done;
      WHEN lu entry match done =>
         IF(req\_num\_nxt = B"0001") THEN
            IF (exact match nxt='1' and wildcard match nxt='1') THEN
               match \leq B"0001";
               policy req \langle = 0^{\circ};
            ELSIF (exact_match_nxt='0' and wildcard_match_nxt = '1') THEN
               match \leq B"0001";
               policy req \leq 0';
            ELSIF (exact match nxt='0' and wildcard match nxt='0') THEN
               match \le B"0000";
               policy req \leq '1';
               no match entry \leq lu entry nxt;
            END IF;
         lu done1 int \leq  '1';
         lu done1 \le 1';
         ELSIF (req num nxt = B"0010") THEN
            IF (exact_match_nxt='1' and wildcard_match_nxt = '1') THEN
               match \leq B"0010";
```

```
policy req \leq 0;
      ELSIF (exact match nxt = 0 and wildcard match nxt = 1) THEN
         match \leq B"0010";
         policy req \langle = 0';
      ELSIF (exact match nxt = 0 and wildcard match nxt = 0) THEN
         match \leq B"0000";
         policy_req \langle = '1';
         no match entry \leq lu entry nxt;
      END IF;
         lu done2 int \leq 1';
         lu done2 <= '1';
   ELSIF (req num nxt = B''0100'') THEN
      IF (exact match nxt = 1 and wildcard match nxt = 1) THEN
         match \leq B"0100";
         policy req \langle = 0';
      ELSIF (exact_match_nxt='0' and wildcard_match_nxt = '1') THEN
         match \leq B"0100";
         policy_req \leq 0';
      ELSIF (exact match nxt = 0 and wildcard match nxt = 0) THEN
         match <= B"0000";
         policy req \langle = 1^{\circ};
         no_match_entry <= lu_entry_nxt;
      END IF;
      lu done3 int \leq '1';
      lu done3 <= '1';
   ELSIF (req_num_nxt = B''1000'') THEN
      IF (exact_match_nxt= '1' and wildcard_match_nxt = '1') THEN
         match \leq = B'' 1000'';
         policy_req \leq 0';
      ELSIF (exact match nxt='0' and wildcard match nxt='1') THEN
         match \leq B"1000";
         policy req \langle = 0';
      ELSIF (exact_match_nxt= '0' and wildcard_match_nxt = '0') THEN
         match <= B"0000";
         policy req \leq = 1';
         no_match_entry <= lu_entry_nxt;
      END IF;
      lu done4 int \langle = '1';
      lu done4 <= '1';
   END IF;
flow_table_lookup_state_nxt <= lu_entry_match_done_nxt;
```

```
WHEN lu entry match done nxt=>
       IF (controller_req = (1') THEN
         req_num_nxt := req_num;
         flow table lookup state nxt \leq write entry start;
       ELSIF (flow entry req = 1) THEN
         req num nxt := req num;
         flow table lookup state nxt \leq u entry match start;
       ELSE
         flow table lookup state nxt \ll flow table lookup wait;
       END IF;
  END CASE:
END PROCESS:
..... Exact Match Table .....
Inst exact match1 exdes: exact match1 exdes PORT MAP(
  RSTA => asresetn,
  WEA => exact match wea,
  ADDRA => exact match addra,
  DINA => exact_match_dina,
  DOUTA => exact match douta,
  CLKA => asclk,
  RSTB => asresetn,
  WEB => B''0'',
  ADDRB => exact match addrb,
  DOUTB => exact match doutb,
  CLKB => asclk
  );
    ......Wildcard Match Table .....
Inst_wildcard_match1_exdes: wildcard_match1_exdes PORT MAP(
  RSTA => asresetn,
  WEA => wildcard match wea,
  ADDRA => wildcard match addra,
  DINA => wildcard_match_dina,
  DOUTA => wildcard match douta,
  CLKA => asclk,
  RSTB => asresetn,
  WEB => B''0'',
  ADDRB => wildcard match addrb,
  DOUTB => wildcard match doutb,
  CLKB => asclk
```

liii

);

```
.....Action Storage.....
Inst_action : action PORT MAP (
  clka => asclk,
  rsta => asresetn,
  wea => action wea,
  addra => action_addra,
  dina = action dina,
  douta = action douta,
  clkb => asclk,
  rstb => asresetn,
  web => B''0'',
  addrb => action addrb,
  doutb => action doutb
  );
END ft lookup;
```

Controller Policy Module

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY policy IS
GENERIC ( OPENFLOW MATCH SIZE: integer:= 256;
  OPENFLOW_MASK_SIZE: integer:=256;
  OPENFLOW ACTION SIZE: integer:=256
  );
Port (
  asclk: IN STD LOGIC;
  asresetn: IN STD_LOGIC;
  policy_req : IN STD_LOGIC;
  no_match_entry : IN STD_LOGIC_VECTOR (OPENFLOW_MATCH_SIZE-
1 \text{ downto } 0);
  add entry: OUT STD LOGIC VECTOR (OPENFLOW MATCH SIZE-1
downto 0;
  add_mask: OUT STD_LOGIC_VECTOR (OPENFLOW_MASK_SIZE-1 downto
0);
  action: OUT STD LOGIC VECTOR (OPENFLOW ACTION SIZE-1 downto
0);
  add_entry_done : IN STD_LOGIC;
  add entry reply : OUT STD LOGIC);
END policy;
ARCHITECTURE policy of policy IS
TYPE policy_type IS (policy_wait, policy_add, policy_done);
SIGNAL policy_state, policy_state_nxt: policy_type;
BEGIN
PROCESS (asclk, asresetn, policy req, add entry done, policy state)
```

BEGIN

```
IF (as reset n = (1)) THEN
      add entry_reply \leq = 0';
      add_entry(OPENFLOW_MATCH_SIZE-1 downto 0) \langle = (others = > 0');
      add_mask (OPENFLOW_MASK_SIZE-1 downto 0)<=(others =>'0');
      action \langle =(others =>'0');
      policy state \langle = \text{policy wait};
   ELSIF (asclk'event and asclk = '1') THEN
      policy state \leq = policy state nxt;
   END IF;
   CASE policy state IS
      WHEN policy_wait =>
          IF (policy_req = (1)) THEN
             policy state nxt \leq policy add;
          ELSE
             policy_state_nxt <= policy_wait;</pre>
          END IF;
      WHEN policy_ add =>
          action(224) <= '1';
          add entry reply \langle = '1';
          add_mask(255 \text{ DOWNTO } 152) \le no_match_entry(255 \text{ downto } 152);
          policy_state_nxt <= policy_done;</pre>
      WHEN policy_done =>
          IF (add entry done = (1)) THEN
             add entry reply \leq 0';
             policy_state_nxt <= policy_wait;</pre>
          ELSE
             policy_state_nxt <= policy_done;</pre>
          END IF;
      END CASE;
END PROCESS:
END policy;
```

Packet Forwarding Module

library IEEE; use IEEE.STD_LOGIC_1164.ALL;

ENTITY packet forwarding IS GENERIC (**OPENFLOW ACTION SIZE: INTEGER := 256**); PORT (asclk :IN STD_LOGIC; asresetn: IN STD LOGIC; lu_done1: IN STD_LOGIC; lu_done2: IN STD_LOGIC; lu_done3: IN STD_LOGIC; lu done4: IN STD LOGIC; match: IN STD_LOGIC_VECTOR (3 DOWNTO 0); output buffer empty1: IN STD LOGIC; output buffer empty2: IN STD LOGIC; output buffer empty3: IN STD LOGIC; output_buffer_empty4: IN STD_LOGIC; rd en1: OUT STD LOGIC; rd_en2: OUT STD_LOGIC; rd_en3: OUT STD_LOGIC; rd en4: OUT STD LOGIC; action:IN STD LOGIC VECTOR (OPENFLOW ACTION SIZE-1 DOWNTO 0);packet_in1: IN STD_LOGIC_VECTOR (63 DOWNTO 0); packet in2: IN STD LOGIC VECTOR (63 DOWNTO 0); packet in3: IN STD LOGIC VECTOR (63 DOWNTO 0); packet in4: IN STD LOGIC VECTOR (63 DOWNTO 0); packet_out1 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);

```
packet_out2 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
packet_out3 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
packet_out4 : OUT STD_LOGIC_VECTOR (63 DOWNTO 0)
);
D_packet_formending;
```

END packet_forwarding;

ARCHITECTURE packet_forwarding of packet_forwarding IS

TYPE forwarding_type IS (forwarding_start, forwarding_1, forwarding_2, forwarding_3, forwarding_4);

SIGNAL forwarding_state, forwarding_state_nxt: forwarding_type;

BEGIN

PROCESS (asclk,asresetn, match, lu_done1,lu_done2, lu_done3, lu_done4, output_buffer_empty1, output_buffer_empty2, output_buffe_empty3,output_buffer_empty4) BEGIN

```
IF (as reset n = (1)) THEN
      packet out 1 \le (others =>'0');
      packet out2 \leq (others \geq '0');
      packet out 3 \le (\text{others} =>'0');
      packet out 4 \le (\text{others} => 0');
      rd_en1 <= '0';
      rd en2 <= '0';
      rd en3 <= 0';
      rd en4 \leq '0':
      forwarding state \leq forwarding start;
   ELSIF (asclk'event and asclk = (1)) THEN
      forwarding state \leq forwarding state nxt;
   END IF;
   CASE forwarding state IS
      WHEN forwarding_start =>
          IF (output buffer empty1 = 0 and lu done1 = 1 and match = B"0001")
THEN
             rd en1 <= '1';
             packet out 2 \le  packet in 1;
             forwarding state nxt \le  forwarding 1;
          ELSIF (output_buffer_empty2 ='0' and lu_done2 = '1' and match =
B"0010") THEN
             rd en2 <= '1';
             packet out 3 \le  packet in 2;
             forwarding state nxt \leq  forwarding 2;
```

```
ELSIF (output buffer empty3 = 0 and lu done3 = 1 and match =
B"0100") THEN
            rd en3 <= '1';
            packet out 4 \le  packet in 3;
            forwarding state nxt \leq  forwarding 3;
         ELSIF (output_buffer_empty4 ='0' and lu_done4 = '1' and match =
B"1000") THEN
            rd en4 <= '1';
            packet out 1 \le  packet in 4;
            forwarding state nxt \le forwarding 4;
         ELSIF (action(224) = '1' and lu done1 = '1' and match = B"0000") THEN
            rd en1 <= '1';
            packet out2 \leq packet in1;
            forwarding state nxt \leq  forwarding 1;
         ELSIF (action(224) = '1' and lu done2 = '1' and match = B"0000") THEN
            rd_en2 <= '1';
            packet out 3 \le  packet in 2;
            forwarding state nxt \leq  forwarding 2;
         ELSIF (action(224) = '1' and lu done3 = '1' and match = B"0000") THEN
            rd en3 <= '1';
            packet out 4 \le  packet in 3;
            forwarding_state_nxt \leq forwarding_3;
         ELSIF (action(224) = '1' and lu done4 = '1' and match = B"0000") THEN
            rd en4 <= '1';
            packet\_out1 <= packet\_in4;
            forwarding state nxt \le forwarding 4;
         ELSE
            forwarding_state_nxt <= forwarding_start;
      END IF:
      WHEN forwarding 1 =>
         IF (output buffer empty 1 = 0) THEN
            rd en1 <= '1';
            packet\_out2 \le packet in1;
            forwarding state nxt \le forwarding 1;
         ELSE
            rd en1 <= 0';
            forwarding state nxt \ll forwarding start;
         END IF:
      WHEN forwarding 2 =>
         IF (output_buffer_empty2 = 0) THEN
            rd en2 <= '1';
```

```
packet\_out3 <= packet\_in2;
            forwarding state nxt \le forwarding 2;
         ELSE
            rd en2 <= 0';
            forwarding_state_nxt <= forwarding_start;
         END IF:
      WHEN forwarding 3 =>
         IF (output buffer empty3 = 0) then
            packet out 4 \le  packet in 3;
            rd_en3 <= '1';
            forwarding_state_nxt \leq forwarding_3;
         ELSE
            rd en3 <= 0';
            forwarding_state_nxt <= forwarding_start;
         END IF;
      WHEN forwarding 4 =>
         IF (output buffer empty4 = 0) THEN
            rd_en4 <= '1';
            packet out 1 \le  packet in 4;
            forwarding_state_nxt \leq forwarding_4;
         ELSE
            rd_en4 <= '0';
            forwarding state nxt \ll forwarding start;
         END IF;
      END CASE;
END PROCESS;
END packet_forwarding;
```