
LEON3MP Design Configuration
Synthesis
Debug Link
Save and Exit
Clock generation
Peripherals
Quit Without Saving
Processor
VHDL Debugging
Load Configuration from File
AMBA configuration
Store Configuration to File
Processor
Processor
y
n
Enable LEON3 SPAR
1
Number of processor
Integer unit
Floating-point unit
Cache system
MMU
Debug Support Uni
Fault-tolerance
VHDL debug setting
Main Menu
Next
Integer unit
Integer unit
8
SPARC register windows
Help
y
n
SPARC V8 MUL/DIV instructions
Help
5-cycles
Hardware multiplier latency
Help
y
n
SPARC V8e SMAC/UMAC instructions
Help
y
n
Single-vector trapping
Help
1
Load delay
Help
2
Hardware watchpoints
Help
y
n
Enable power-down mode
Help
00000
Reset start address (addr[31:12])
Help
OK
Next
Prev