



ML401 Virtex-4
Evaluation Platform
Copyright © 2004 Xilinx Inc.
Systems Engineering Group
RevB

XILINX
VIRTEx-4

XILINX
VIRTEx-4
XC4VLX25*
FF06RANG943X
D0146A7A1RL151-28

Simon
for ML401

XILINX
XC4VCE-101-441
F0426T186
JAPAN

FPGA Configuration

M2	M1	M0	MODE
0	0	0	MAS Ser
1	1	1	SLV Ser
0	1	1	MAS Map
1	1	0	SLV Map
1	0	1	JTAG

CE
P/N: 507052, 517238, 543873, 560287