PID_Reg Project Status | |||
Project File: | PID_Reg.ise | Current State: | New |
Module Name: | subtract |
|
|
Target Device: | xc3s50-4pq208 |
|
|
Product Version: | ISE 10.1.03 - WebPACK |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
PID_Reg Partition Summary | [-] | |||
No partition information was found. |
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | ||||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
Static Timing Report | ||||||
Bitgen Report |