PID_Reg Project Status | |||
Project File: | PID_Reg.ise | Current State: | Programming File Generated |
Module Name: | PID_Regulator |
|
No Errors |
Target Device: | xc3s500e-4fg320 |
|
720 Warnings |
Product Version: | ISE 10.1.03 - WebPACK |
|
All Signals Completely Routed |
Design Goal: | Balanced |
|
All Constraints Met |
Design Strategy: | Xilinx Default (unlocked) |
|
0 (Timing Report) |
PID_Reg Partition Summary | [-] | |||
No partition information was found. |
Device Utilization Summary | [-] | ||||
Logic Utilization | Used | Available | Utilization | Note(s) | |
Number of Slice Flip Flops | 1,921 | 9,312 | 20% | ||
Number of 4 input LUTs | 8,491 | 9,312 | 91% | ||
Logic Distribution | |||||
Number of occupied Slices | 4,630 | 4,656 | 99% | ||
Number of Slices containing only related logic | 4,630 | 4,630 | 100% | ||
Number of Slices containing unrelated logic | 0 | 4,630 | 0% | ||
Total Number of 4 input LUTs | 8,852 | 9,312 | 95% | ||
Number used as logic | 8,487 | ||||
Number used as a route-thru | 361 | ||||
Number used as Shift registers | 4 | ||||
Number of bonded IOBs | |||||
Number of bonded | 39 | 232 | 16% | ||
Number of RAMB16s | 20 | 20 | 100% | ||
Number of BUFGMUXs | 3 | 24 | 12% |
Performance Summary | [-] | |||
Final Timing Score: | 0 | Pinout Data: | Pinout Report | |
Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report | |
Timing Constraints: | All Constraints Met |
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | fr 8. mai 07:43:18 2009 | 0 | 237 Warnings | 14 Infos | |
Translation Report | Current | fr 8. mai 07:43:50 2009 | 0 | 15 Warnings | 0 | |
Map Report | Current | fr 8. mai 07:44:20 2009 | 0 | 461 Warnings | 7 Infos | |
Place and Route Report | Current | fr 8. mai 07:50:16 2009 | 0 | 7 Warnings | 3 Infos | |
Static Timing Report | Current | fr 8. mai 07:50:36 2009 | 0 | 0 | 3 Infos | |
Bitgen Report | Current | fr 8. mai 07:51:02 2009 | 0 | 457 Warnings | 0 |