

# Compiled analog and digital building blocks in 22nm FDSOI

Marjeris Romero

Master of Science in Electronics Submission date: August 2018 Supervisor: Trond Ytterdal, IES

Norwegian University of Science and Technology Department of Electronic Systems

# Problem description

The continuous downscaling of CMOS technologies provides new challenges and opportunities for energy efficient integrated circuits.

The main objective of this master thesis is to implement compilation of some key analog and digital building blocks in 22nm FDSOI CMOS technologies for application in medical ultrasound imaging applications. The project consists of the following tasks:

- Choose a set of analog and digital building blocks
- Implement the blocks on transistor level
- Develop the required input files for the compiler
- Use the compiler to generate the layout

\_

• Characterize and verify the blocks based on netlist extracted from layout

# Abstract

This project shows the process of designing a cell library in a 22nm FDSOI process. Part of this project was also to inspect the viability of using a custom layout compiler presented in [8] for the 22nm node. For each cell in the library the input files for the compiler had to be generated and the compiled layout was created and compare to the manual layout of the cell.

# Sammendrag

Dette prosjektet dokumenterer prosessen rundt å designe et teknologibibliotek for en 22nm FDSOI prosess. En del av prosjektarbeidet var også å undersøke muligheten for å bruke en layout-kompilator fra [8] på 22nm. For hver komponent i biblioteket ble inndata til kompilatoren generert og den kompilerte layouten ble sammenlignet med en tilsvarende layout som var tegnet manuelt.

# Preface

This thesis was carried out during the spring of 2018, concluding a Master of Science degree in Electronics at the Norwegian University of Science and Technology (NTNU) in Trondheim.

The work in this thesis was aimed to help the transition into new technologies at the Centre for Innovative Ultrasound Solutions (CIUS), a research-based innovation centre focusing on ultrasound solutions for health care, maritime, oil & gas. The work involves design, modelling and verification of both individual circuits and larger building blocks in CMOS that can be used to implement larger systems, e.g, for ultrasound imaging.

I would like to thank my supervising professor Trond Ytterdal for his most needed help and support throughout this project. Thanks also to the board members at Omega Verksted, for the amount of coffee and laughters shared together these past years as a student. I also want to thank Torbjørn for his most kind words of encouragement when I was struggling the most.

Marjeris Romero

# Contents

Pı	roble	m deso	cription	i
A	bstra	ct		iii
Sa	amme	endrag		$\mathbf{v}$
Pı	refac	е		vii
1	Intr	oducti	on	1
	1.1	Motiva	ation	1
	1.2	Previo	us work	2
	1.3	Main o	contributions	2
	1.4	Thesis	outline	2
<b>2</b>	The	eory		5
	2.1	Transi	stor properties	5
		2.1.1	Operating regions	5
		2.1.2	Subthreshold operation	6
		2.1.3	Series and parallel transistors	6
	2.2	FDSO	I transistors	7
		2.2.1	Body biasing	8
		2.2.2	Layout considerations	8
	2.3	Layou	t generation tool	8
	2.4	Digita	l components	9
		2.4.1	The Inverter	9
		2.4.2	The NAND Gate	9
		2.4.3	Compound gates	10
	2.5	Ring c	scillator	10
	2.6	Analog	g components	11
		2.6.1	Basic Current Mirror	11
		2.6.2	Common-Source Amplifier	11

3	Met	chodology	13
	3.1	Unit transistor	13
	3.2	Inverter	14
	3.3	NAND	15
	3.4	7-stage Ring oscillator	16
	3.5	Common-source amplifier	16
	3.6	Layout generation	17
4	$\mathbf{Res}$	ults	19
<b>5</b>	Dis	cussion	23
	5.1	Using the compiler	23
6		clusion	25
	6.1	Further work	25
$\mathbf{A}_{\mathbf{j}}$	ppen	dix A Layout and schematic in Cadence	29
$\mathbf{A}_{\mathbf{j}}$	p <b>pen</b> A.1	-	
$\mathbf{A}_{\mathbf{j}}$			
$\mathbf{A}_{\mathbf{j}}$	A.1	Common source amplifier	30
A	A.1 A.2 A.3	Common source amplifier	$\frac{30}{32}$
	A.1 A.2 A.3 A.4	Common source amplifier	30 32 34
	A.1 A.2 A.3 A.4	Common source amplifier	$30 \\ 32 \\ 34 \\ 35$
	A.1 A.2 A.3 A.4 ppen B.1	Common source amplifier	30 32 34 35 <b>37</b>
$\mathbf{A}_{]}$	A.1 A.2 A.3 A.4 ppen B.1 B.2 ppen	Common source amplifier	
$\mathbf{A}_{]}$	A.1 A.2 A.3 A.4 ppen B.1 B.2 ppen	Common source amplifier	
$\mathbf{A}_{]}$	A.1 A.2 A.3 A.4 ppen B.1 B.2 ppen C.1 C.2	Common source amplifier	30 32 34 35 <b>37</b> 38 39 <b>41</b> 41 53

# List of Figures

2.1	NMOS low frequency small signal model 5
2.2	Equivalent circuit for series connected transistors
2.3	Equivalent circuit for parallel connected transistors
2.4	Illustration of BULK CMOS and FDSOI CMOS
2.5	Symbol for an inverter logical gate
2.6	Symbol for a nand logical gate 10
2.7	Symbol for an and logical gate 10
2.8	A N-stage ring oscillator
2.9	A simple CMOS current mirror
2.10	A common-source amplifier with a current-mirror active load $\ldots$ . 12
3.1	Layout of NFET unit transistor
3.2	Schematic of the inverter
3.3	Schematic of the NAND gate 16
3.4	Schematic of the 7 stage ring oscillator
3.5	Schematics of the common source amplifier 17
4.1	Voltage transfer curve for the balanced inverter
4.2	Transient analysis of the ring oscillator
4.3	AC analysis of the common source amplifier
A.1	Layout of the common source amplifier
A.2	Schematic of the common source amplifier
A.3	Testbench of the common source amplifier
A.4	Layout of the 7 stages ring oscillator
A.5	Testbench of the 7 stages ring oscillator
A.6	Layout of NAND gate 34
A.7	Layout of inverter gate
B.1	Layout of the compiled common source amplifier
B.2	Compiled layout of the 7 stage ring oscillator 39

# List of Tables

2.1	Inverter truth table	9
2.2	NAND truth table	10
2.3	True table of a and gate	10
4.1	Measurements of the cells with the manual layout	19
4.2	Measurements of the cells with the compiled layout	19

# Abbreviations

FD-SOI	Fully Depleted Silicon On Insulator
DRC	Design Rule Check
$\mathbf{LVS}$	Layout Versus Schematic
MOSFET	Metal-Oxide Semiconductor Field-Effect Transistor
PMOS	P-channel MOSFET
NMOS	N-channel MOSFET
CMOS	Complementary Metal-Oxide Semiconductor
PC	Polycrystalline (silicon)
AUXPC	Auxillary Polycrystalline

# 1 Introduction

Technology around us is developing at an accelerated pace and this includes medical devices as well. There is a need for higher energy efficiency and lower power consumption and to explore technologies in 22nm and lower for ultra-low power implementations.

Silicon-on-insulator devices designed for optimum operation at 0.3V promise longer operational life than conventional application-specific integrated circuits [7]. Ultra-low power (ULP) transistors are enabling technology progress in areas such as implantable medical devices and energy harvesting circuits, but also increases the life span of any sensor system, since the most efficient way to reduce power is to reduce the operating voltage.

Each time the industry moves to a new technology node, there are certain challenges that need to be faced and a set of building blocks need to be made for a specific function and technology. FDSOI technology and bulk biasing can also contribute to even lower power consumption by reducing leakage and allowing lower supply voltage operation. Bulk biasing also allows equal sizing of NMOS and PMOS transistors, as opposed to the conventional 2\*wider PMOS transistor size, resulting in reduced circuit area and capacitance[7].

### 1.1 Motivation

Technology libraries are usually sold as IPs from external vendors and are used by analog designers in order to speed up the design process. Since we need to scale down to a new technology node brings the need of developing new building blocks that target specific task and a speficic technology, it would be ideal to lower the designing time of some of the basic cells in a digital and analog library by using some of the layout generation tools available out there. The cicCreator is one of these tools and is open-source and available at [2].

This layout optimization tool helps speed up the process of generating multiple versions of analog IC layout for quicker layout parasitics extraction and post-layout simulation. Analog integrated circuits (ICs) have more considerations than the design of digital circuits, with long design cycles. Any tool that can speed up the design process and shorten time to market will help to reduce the overall cost of manufacturing ICs.

Since the compiler used in this project works in a hierarchical structure, there is the need to describe digital and analog circuit building-blocks so they can be used as custom library objects in future implementations of other CMOS circuits. All objects need to be fully technology-independent, and placement and routing should be defined in a way that allows easy implementation by the IC designer.

The optimization tool for the layout of the cells used in this project is presented in [8], and there was a need to examine the portability of the existing compiler to smaller process nodes. A task that may or not may be possible since smaller nodes imply more layout constraints.

Since low power has become the biggest concern for almost every practical use in the industry, transistors with an extremely low threshold voltage will be used.

### 1.2 Previous work

Previous work with compiled cells using the compiler tool[2] used in this project is presented in [8].

The author had difficulties finding cells previously made for 22nm FDSOI, apart for a single-stage power amplifier for WLAN in 22nm FDSOI[4], so it seems as the implementation of a cell library for this node had never been try before.

### **1.3** Main contributions

The work of this master thesis consists in the implementation of building blocks in the 22nm technology using the compiler presented in [8].

The main contributions of this thesis are

- A compiled inverter with minimum gate length in 22nm FDSOI.
- A ring oscillator with minimum gate length in 22nm FDSOI.
- A common-source amplifier using 22nm FDSOI technology.

#### 1.4 Thesis outline

The rest of this thesis is organized as follows

- Chapter 2 Theory: This chapter contains the background theory used in the rest of this thesis.
- Chapter 3 Methodology: Shows the implementation of the cell library in Cadence.

- Chapter 5 Discussion: Discuss the results and some of the challenges in the use of the compiler for this technology.
- Chapter 6 Conclusion: Final thoughts and further work.

# 2 Theory

This chapter presents a brief summary of some of the concepts used throughtout the rest of this project. It is assumed that the reader possesses a basic knowledge of analog and digital circuits from before.

### 2.1 Transistor properties

There are two types of MOSFET transistors: nMOS (n-channel) and pMOS (p-channel). N-channel devices use electrons as the majority current carriers, and P-channel devices use holes to form a conductive channel.




Figure 2.1: NMOS low frequency small signal model

#### 2.1.1 Operating regions

The behavior of a transistor can be broken down into 3 main parts:

- Triode region
- Active region (saturation)
- Off (subtreshold)

Triode region -  $V_{GS} > V_{th}, V_{DS} < (V_{GS} - V_{th})$ . The drain current is proportional to  $V_{DS}$ , the same kind of relationship as in a resistor. Therefore the MOSFET can be use as a resistor in this region.

Active region -  $V_{GS} > V_{th}, V_{DS} \ge (V_{GS} - V_{th})$ . A change in  $I_D$  can be achieved by changing  $V_{GS}$ . This is also called the saturation region.

$$I_D = \frac{1}{2}\mu_n C_{ox} (\frac{W}{L})(V_{GS} - V_{tn})^2$$
(2.1)

The transconductance  $g_m$  is then given by

$$\frac{dI_D}{dV_{GS}} = \mu_n C_{ox}(\frac{W}{L})(V_{GS} - V_{tn})$$
(2.2)

#### 2.1.2 Subthreshold operation

In subthreshold operation, also called weak inversion, transistors obey an exponential voltage current relationship instead of a square-law. A small but finite current flows even when  $V_{GS} = 0$ . In the subthreshold region, the drain current is approximately given by an exponential relationship:

$$I_{D(sub-th)} \cong I_{D0}(\frac{W}{L})e^{(qV_{eff}/nkT)}$$
(2.3)

Plotting drain current on a logarithmic axis versus  $V_{GS}$  in the subthreshold region gives a straight line. The inverse of this slope, called the subthreshold slope and equal to  $ln(10) * \frac{nkT}{q}$  is a measure of the voltage change in  $V_{GS}$  required to effect an order-of-magnitude change in subthreshold drain current.

The current does not drop to zero even when  $V_{GS} = 0V$ . This residual drain current is called the subthreshold leakage and is given by

$$I_{off} = I_{D0}(\frac{W}{L})e^{(-qV_t/nkT)} = (n-1)\mu_n C_{ox}(\frac{W}{L})(\frac{kT}{q})^2 e^{(-qV_t/nkT)}$$
(2.4)

As we see from the equation above, the subthreshold offset drain current has a high dependency on the absolute temperature (T), carrier mobility  $(\mu_n)$  and threshold voltage  $(V_t)$ . In general, subthreshold leakage increases significantly with temperature and is often a dominant source of power consumption in modern technologies.

#### 2.1.3 Series and parallel transistors

It is common practice to connect several unit transistors in series or parallel to scale the effective width or length up or down. If two unit transistors are connected in series, the effective length will increase as shown in figure 2.2. The width of the equivalent transistor will as well increased by connecting the unit transistors in parallel.




Figure 2.2: Equivalent circuit for series connected transistors




Figure 2.3: Equivalent circuit for parallel connected transistors

## 2.2 FDSOI transistors



Figure 2.4: Illustration of BULK CMOS and FDSOI CMOS

The market for semiconductors now focus on energy savings and the fully-depleted silicon-on-insulator (FDSOI) is a planar process which is thought to help extend the relevance period of Moore's law[3].

FDSOI reduces the leakage and thus has the possibility to minimize power consumption. Advantages of an FDSOI technology includes the reduction of parasitic capacitance between the source and drain of the transistor. The buried oxide layer also constrains electrons flowing between the source and drain to reduce performance- and power-degrading leakage currents significantly. FDSOI also allows to further control transistor behaviour by applying a voltage to the substrate underneath the device, called also body biasing. Body biasing introduces a new concept in processor design, different voltages applied to the top and buried gate affect the characteristics of the transistor, which can be then be optimized for either high performance or low power.

#### 2.2.1 Body biasing

Modern FDSOI processes introduces the possibility to apply a voltage into the back gate and use it as a fourth terminal. The back gate allows controlling the threshold voltage by about 85mV/V when changing the back gate voltage[5], this is what is called as body biasing.

Biasing is more efficient in FDSOI, thanks to the dielectric isolation by the buried oxide layer. For Forward Body Biasing (FBB), the transistor required less voltage in the gate to switch, resulting in faster transistor switching and lower active power consumption. Similarly, Reverse Body-Biasing (RBB) can be applied to the transistors to higher the threshold voltage of the transistor, which lowers the off-stage leakage and minimised the static power consumption when the transistors are off.

Body biasing capabilities in FDSOI opens a variety of opportunities such as achieving lower threshold voltages for the devices and lower power, and it can also be used for compensating process variations in a cell.

#### 2.2.2 Layout considerations

In current advanced processes such as 20nm or 14nm there are several layout considerations that must be taken into account[1]. The process used in this project allows for activating what is called multi-patterning in the photolithography process. This technique helps to enhance the feature density, allowing layout engineers to place the devices with closer spacing between them. The spacing between the metal shapes is now so small that current light sources cannot print them reliably, so the solution with multiple patterning consists of splitting the dense shapes into two masks and relying on interference patterns between the light from both masks to make the final projection. This way the metal layer M1 will actually consist of 2 layer masks, marked with different colors in Cadence.

### 2.3 Layout generation tool

The layout compiler used in this project is presented in [8], where an ADC was compiled from a SPICE netlist, a technology file and an object definition file into a DRC/LVS clean layout and schematic in 28-nm FDSOI.

The compiler borrows the concept of inheritance from object-oriented programming and outputs a GDSII file that can be loaded in Cadence Virtuoso. Parasitic extractions, simulation and verification can then be performed.

Both the SPICE netlist and the object definition file are technology independent. Instead of specifying transistors widths and lengths, the SPICE netlist only contains permutations of unit transistors, either by series-connecting or parallel connecting these. The routing of blocks is done in either by connectivity routing or in the object definition file, which is written in JavaScript Object Notation, a commonly used data exchange format. The technology rule file specifies the dimension constraints for a specific technology, the GDSII layer numbers and data-type, layer material definitions, and other design rules.

### 2.4 Digital components

Digital logic gates describes the functionality of a circuit in terms of Boolean values. In CMOS, logic gates are composed of a pull-up network made by PMOS devices, and a pull-down network made by NMOS devices.

#### 2.4.1 The Inverter

The inverter is one of the most basic blocks in all digital systems. The static CMOS inverter is composed of a NFET and a PFET. Its operation is easily understood with a simple switch model of the MOS transistor. The transistor is modelled with an infinite off-resistance (for  $|V_{GS}| < |V_T|$ ), and a finite on-resistance (fr  $|V_{GS}| > |V_T|$ ). When the input voltage is high and equal to the supply voltage  $V_{DD}$  the NMOS transistor is on, while the PMOS is off, resulting in  $V_{out}$  and the ground node being connected and the resulting voltage of zero. On the other hand a input voltage of 0V causes the NMOS transistor to be off and PMOS to be on, a direct path between  $V_{DD}$  and  $V_{out}$ , yielding in a high output voltage.

For a balanced inverter the voltage swing is equal to the supply voltage, and the switching threshold  $V_M$  is located around the middle of the available voltage swing (or at VDD/2). This usually requires making the PMOS devices a bit larger than the NMOS devices, which means making the PMOS wider, increasing the strength of the PMOS. Increasing the strength of the NMOS, on the other hand moves the switching threshold closer to GND.




Figure 2.5: Symbol for an inverter logical gate



#### 2.4.2 The NAND Gate

The NAND gate is other of the basic blocks in digital design. Figure 2.7 shows a 2-input CMOS NAND gate. It consists of two series NMOS transistors between

the output and  $V_{SS}$ , and two parallel PMOS transistors between the output and  $V_{DD}$ . The truth table is given in Table 2.2 and the symbol is shown in Figure 2.7.



Figure 2.6: Symbol for a nand logical gate

Table 2.	2: N	[AN]	D tru	th table
	А	В	Υ	
	0	0	1	
	0	1	1	
	1	0	1	
	1	1	0	

#### 2.4.3 Compound gates

The AND gate can be formed by combining NOT and NAND gates.



Figure 2.7: Symbol for an and logical gate

Table $2.3$ :	True	table	of a	and	gate

Α	В	Y
0	0	0
0	1	0
1	0	0
1	1	1

### 2.5 Ring oscillator

Single-ended ring oscillators are realized by placing an odd number of open-loop inverting amplifiers or delay cells in a feedback loop configuration. Assuming each inverter has a delay of  $T_d$  and that there are N number of inverters, the half period of oscillation would be given by

$$\frac{T_0}{2} = nT_d \tag{2.5}$$

and thus

$$f_0 = \frac{1}{T_0} = \frac{1}{2nT_d} \tag{2.6}$$

where  $f_0$  is the operational frequency of the oscillator and  $T_d$  is the delay through one delay stage.




Figure 2.8: A N-stage ring oscillator

### 2.6 Analog components

#### 2.6.1 Basic Current Mirror

Figure 2.9 shows an ideal current mirror that accepts an input current  $I_{in}$  and produces an output current  $I_{out} = I_{in}$ . An ideal current mirror will have zero input resistance and high output resistance, and reproduces the input current regardless of the source and load impedances that are connected to it[6]. It is assumed that  $Q_1$  and  $Q_2$  are both in the active region. When  $Q_1$  and  $Q_2$  are the same size, the drain current through the transistors will be identical, since they have the same gate-source voltage,  $V_{gs}$ . A common use of a simple current mirror is in a single-stage amplifier with active load.




Figure 2.9: A simple CMOS current mirror

#### 2.6.2 Common-Source Amplifier

An amplifier increases the amplitude of a input signal. The gain of a common source amplifier is derived by using the small signal model of the the amplifier as shown in 2.10. The common source amplifier is a popular gain stage, specially when high input impedance is desired. The use of a current mirror as an active load provides large small signal resistances without large dc voltage drops.




Figure 2.10: A common-source amplifier with a current-mirror active load

# 3 Methodology

For this project two versions of each cell were made. First a manually drawn version using the schematic and layout GUI in Cadence Virtuoso. Then a second version was made by writing a spice netlist and an object definition file for the compiler that generated an automatic layout. The goal was then to simulate the two versions with parasitic capacitances extracted from the layout and discuss differences. The digital cells had a targeted  $V_{DD}$  of 300mV.

The 22nm FDSOI process used in this project provides both low threshold voltage PMOS and NMOS devices. The back-gate bias can be used to calibrate the threshold voltage of the transistors as explained in Section 2.2.1

To extract the different parameters and properties of the devices designed, a simple test bench was created in order to simulate the devices under more realistic conditions.

### 3.1 Unit transistor

In order to make the modifications of the cells easier, a unit transistor was made in Virtuoso. For the digital cells the layout of the transistors were made in a way that allows stacking multiple transistors together into other larger cells. Since the 22nm FD-SOI technology has much potential for using body biasing in new ways, the bulk contact of both NFET and PFET devices are always made available in the layout of every digital cell. The unit transistor for NFET is depicted in Figure 3.1 with dimensions 20nm in length and 100nm width.

For placing devices adjacent to each other in the most area efficient way, a unit transistor with two dummy polys was made instead of the four dummy poly each transistor need when the gate length is 20*nm*. The auxiliary poly (AUXPC) polys are shown in red with diagonal lines. This layer is used over each end of the active region of the transistor in order to minimize the mechanical stress and is one of the design rules for this technology.




Figure 3.1: Layout of NFET unit transistor

### 3.2 Inverter

For the inverter cell both the PMOS ("pch") and NMOS ("nch") unit transistors were used, as seen in Figure 3.2.

One of the many constraints that exist for minimal gate sizing in the used technology is that the a each gate needs to have 2 dummy polys on each side for the design to be DRC clean. Therefore a termination cell with 2 dummy polys was placed on each side of every cell before running DRC and LVS checks. The layout of the inverter cell can be seen in Figure A.7.

The bulk voltages are set to  $V_{BN} = 0V$  and  $V_{BP} = 0,075V$  in order to balance the inverter, as explained in Section 2.4.1.




Figure 3.2: Schematic of the inverter

The values for the body biasing voltages were found by performing a sweeping simulation of the bulk voltages of both nch and pch transistors until  $V_{DD}/2$  at the input leads to  $V_{DD}/2$  on the output. This allows using the same width for both NMOS and PMOS devices.

# 3.3 NAND

The schematic in Figure 3.3 shows a basic NAND gate as described in Section 2.4.2. The bulk voltages of the NFET and PFET were set as the same as in the inverter in Section 3.2.




Figure 3.3: Schematic of the NAND gate

### 3.4 7-stage Ring oscillator

Figure 3.4 depicts a 7-stage ring oscillator with target frequency of 500 MHz and supply voltage of V = 0,7V. The NAND gate is used to enable the oscillation. The testbench is shown in A.5 and the layout in A.4.




Figure 3.4: Schematic of the 7 stage ring oscillator

## 3.5 Common-source amplifier

Figure A.2 shows the schematics of a common source amplifier in 32nm. The width of the unit transistors used here are set to 320nm. The supply voltage was 700mV and  $I_{bias} = 10\mu A$ . A current mirror is used as the load like described in Section 2.6.2. The current through P0 and the two current mirrors is controlled by  $I_{bias}$ .




Figure 3.5: Schematics of the common source amplifier

# 3.6 Layout generation

Part of the work in this project involved defining different aspects 22nm manufacturing that had to be considered in other to improve the compiler.

For each cell a spice netlist was created and the object input files for the compiler were written in order to generate the layout and can be seen in the Appendix C.1.

Some adjustments in the technology file had to be made in order to introduce other layers that were needed. Part of this project was to check the usability of the compiler for lower nodes at minimum gate length. The problems encounter in this stage of the project are discussed in Section 5.1.

# 4 Results

The voltage transfer curve of the inverter gate after being balanced with body biasing is shown in Figure 4.1.

The transient analysis of the 7 stage ring oscillator is shown in Figure 4.2. The operational frequency of the 7-stage ring oscillator was measured to 569MHz.

The AC analysis of the common source amplifier is shown in figure 4.3.

The generated layout of each cell is shown in Appendix B.

The measured sizes of the cells are presented in Table 4.1 and Table 4.2.

Table 4.1: Measurements of the cells with the manual layout

Name of the cell	Length[nm]	Width[nm]	$\operatorname{Area}[nm^2]$
Inverter	$0,312 \cdot 10^{-2}$	$1,868 \cdot 10^{-2}$	$0,583 \cdot 10^{-4}$
7-stages RO	$2,864 \cdot 10^{-2}$	/	$5,350\cdot 10^{-4}$
CS amp	$2,107\cdot 10^{-2}$	$2,799 \cdot 10^{-2}$	$5,897\cdot 10^{-4}$

Table 4.2: Measurements of the cells with the compiled layout

Name of the cell	Length[nm]	Width[nm]	$\operatorname{Area}[nm^2]$
Inverter	$0,732 \cdot 10^{-2}$	$4,144 \cdot 10^{-2}$	$3,033 \cdot 10^{-4}$
7-stage RO	$3,168 \cdot 10^{-2}$	$4,191 \cdot 10^{-2}$	$13,277 \cdot 10^{-4}$
CS amp	$1,845 \cdot 10^{-2}$	$4,160\cdot 10^{-2}$	$7,675 \cdot 10^{-4}$




Figure 4.1: Voltage transfer curve for the balanced inverter. Trans analysis of the ring oscillator, with initial condition  $V_{out} = 0V$ 




Figure 4.2: Transient analysis of the ring oscillator.




Figure 4.3: AC analysis of the common source amplifier.

# 5 Discussion

The desired output of this project was to have two versions of each cell in the library. One version with the manually drawn layout, and the other with the compiled layout, and then to characterize each cell version and compare with the other. In order to do this each cell needed to be able to pass both DRC and LVS checks to extract parasitic capacitances. However this turned out to be more difficult to achieve than expected, because the 22nm FDSOI technology had many new layout constraints compared to what was supported in the current version of the compiler. The problems encountered when using the compiler are discussed in Section 5.1.

The results presented in Chapter 4 are simulated from the manual layout of the cells and are in compliance with the design specifications.

The area of each cell was compared and we see that smaller area is achieved with the manual layout, in some cases as much as 50%. The designer should then consider if this is a critical factor or if some extra area is an acceptable tradeoff for lower design time of a cell by using the compiler.

#### 5.1 Using the compiler

A number of challenges were encountered when using the available compiler with the minimum gate length for this technology of 20nm.

When using minimum length the gate of each transistor needs to have 4 supporting gates with defined size and spacing. This was solved by using two termination cells with dummy polys at each cell with minimum length before running DRC.

When routing with the poly layer (PC) one must also have an auxiliary poly (AUXPC) as a dummy poly all the way from one transistor edge to another. The problem is that an AUXPC poly used for the edges of the active region of the transistor cannot be connected with ports of different nets. A poly cut layer (CT) is used to cut the dummy poly afterwards. The CT layer was added in the technology definition file and incorporated in the definition of the core transistor cell, so when transistors are stacked, the cut layer will respect the correct size and spacing rules automatically.

In the technology file of the compiler, one can change the number of cuts and vias used for each layer. The standard is two cuts, but using two cuts in both drain and source causes spacing errors for vias from M1 to M2. Therefore the compiler in its current state is not suitable for more complex cells that require routing in M2 or M3 in adjacent transistors when the gate length lower than 32nm.

Though the compiler was not an optimal tool for minimum gate devices, it was easy to use when the gate length was set to 32nm, since this eliminates the problems with the sizing and spacing of the vias for higher metals.

# 6 Conclusion

FD-SOI technology provides many advantages in order to make circuits more energy efficient and lower the area. Back-biasing mechanisms gives more effective optimization of circuits.

In this project the design of an inverter gate, a nand gate, a 7-stage ring oscillator and a common-source amplifier was presented. The layout generation tool from [8] is used and compare with manual layout in Virtuoso.

As can be seen from the simulation results the area of the compiled cells is in some cases significantly increased, but when considering the drastically reduced design time and possibility of rapid experimentation and prototyping this seems like a promising trade.

#### 6.1 Further work

Compound cells like for instance the AND gate can now be made from the cells presented in this project. Could have made more powerful cells with double the transistors, CSX2. Other things for further investigation includes activating sharing between the drain and source of two different transistors to make a continuous RX with the compiler, so we could have achieve smaller size of the cells, though this would have presented new challenges with via spacing.

## Bibliography

- Cadence Unveils New Virtuoso Advanced Node for 20nm Design. https:// www.cadence.com/content/cadence-www/global/en\_US/home/company/ newsroom/press-releases/pr/2013/cadenceunveilsnewvirtuosoadvancednodefor20nmde html. (Accessed on 01/02/2018).
- [2] C.Wulff. Custom IC Creator. URL: https://github.com/wulffern/ciccreator.
- FD-SOI Technology Innovations Extend Moore's Law. https://www.globalfoundries. com/sites/default/files/technicalpaper/fd-soi-technology-extendmoores-law.pdf. (Accessed on 19/01/2018).
- [4] S. T. Lee, A. Bellaouar, and S. Embabi. "A high-efficiency single-stage power amplifier for WLAN 802.11ac in 22nm FDSOF". In: 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). Oct. 2017, pp. 1–3. DOI: 10.1109/S3S.2017.8309265.
- [5] S. S. Rao et al. "Body biasing for analog design: Practical experiences in 22 nm FD-SOI". In: 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS). Apr. 2017, pp. 73–78. DOI: 10.1109/DDECS.2017.7934580.
- [6] D. Johns T.C Carusone and K. W. Martin. Analog Integrated Circuit Design. Wiley, 2012. ISBN: 9781118092330.
- S. A. Vitale et al. "FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics". In: *Proceedings of the IEEE* 98.2 (Feb. 2010), pp. 333–342. ISSN: 0018-9219. DOI: 10.1109/JPROC.2009.2034476.
- [8] C. Wulff and T. Ytterdal. "A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers". In: *IEEE Journal* of Solid-State Circuits 52.7 (July 2017), pp. 1915–1926. ISSN: 0018-9200. DOI: 10.1109/JSSC.2017.2685463.

# A | Layout and schematic in Cadence

### A.1 Common source amplifier




Figure A.1: Layout of the common source amplifier




Figure A.2: Schematic of the common source amplifier




Figure A.3: Testbench of the common source amplifier

## A.2 Ring oscillator




Figure A.4: Layout of the 7 stages ring oscillator




Figure A.5: Testbench of the 7 stages ring oscillator

## A.3 NAND layout




Figure A.6: Layout of NAND gate

## A.4 Inverter layout




Figure A.7: Layout of inverter gate

# B Compiled cells

### B.1 Common source amplifier




Figure B.1: Layout of the compiled common source amplifier

### B.2 Common source amplifier




Figure B.2: Compiled layout of the 7 stage ring oscillator

# C | Compiler input code

### C.1 Core transistors definition file

1	//==	
2	11	Copyright (c) 2018 Carsten Wulff Software, Norway
3	11	
	$\hookrightarrow$	
4	11	Created : wulff at 2018-2-17
5	11	
	$\hookrightarrow$	
6	11	The MIT License (MIT)
7	11	
8	11	Permission is hereby granted, free of charge, to any person
	$\hookrightarrow$	obtaining a copy
9	11	of this software and associated documentation files (the
	$\hookrightarrow$	"Software"), to deal
10	//	in the Software without restriction, including without
	$\hookrightarrow$	limitation the rights
11	//	to use, copy, modify, merge, publish, distribute, sublicense,
	$\hookrightarrow$	and/or sell
12	//	copies of the Software, and to permit persons to whom the
	 ←	Software is
13	11	furnished to do so, subject to the following conditions:
14	//	
15	11	The above copyright notice and this permission notice shall be
	$\hookrightarrow$	included in all
16	11	copies or substantial portions of the Software.
17	//	
18	//	THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
	r⊡ ↔	KIND, EXPRESS OR
19	11	IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
-	 	MERCHANTABILITY,
	$\rightarrow$	

```
11
       FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO
^{20}
       EVENT SHALL THE

   11
       AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES
21
       OR OTHER
    \hookrightarrow
       LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
   //
22
       OTHERWISE, ARISING FROM,
       OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
   11
23
       DEALINGS IN THE
   11
       SOFTWARE.
^{24}
   11
^{25}
   //:
              _____
26
27
   {
^{28}
     "patterns" : {
29
       "Z" : [ "-",
30
               "x"],
31
       "Y" : [ "x",
32
               "-"1.
33
       "z" : [ "----",
34
               "-xxxx"],
35
        "y" : [ "-xxxx",
36
               "____"].
37
       "u" : [ "-xxxx"],
38
       "p" : [ "-----",
39
               "xxxx-"].
40
       "o" : [ "xxxx-",
41
               "----"].
42
       "v" : [ "xxxx-"]
^{43}
     },
44
     "cells":
45
       Ε
46
         {
47
           "name": "DMOS",
^{48}
           "class": "Gds::GdsPatternTransistor",
49
           "yoffset": -0.5,
50
            "type": "pch",
51
           "widthoffset": 0,
52
            "fillCoordinatesFromStrings": [
53
             Γ
54
                "OD".
55
               "_____"
56
               "----- ҮҮҮҮ------".
57
               "-----xCxC------".
58
               "-----"
59
```

60	"",
61	"",
62	""
63	],
64	[
65	"ODB",
66	"xxxx",
67	"xxxx",
68	"xxxx",
69	"xxCx",
70	"xxxx",
71	"xxxx",
72	"xxxx"
73	],
74	Γ
75	"PO",
76	"",
77	" <u>mmmmmmmmmmmmmmm</u> ",
78	"",
79	"mmmmmmGmmmmcmcmm",
80	"",
81	" <u>mmmmmmmmmmmmmmm</u> ",
	nn
82	
82 83	],
83	],
83 84	], [
83 84 85	], [ "POD",
83 84 85 86	], [ "POD", "",
83 84 85 86 87	], [ "POD", "",
83 84 85 86 87 88	], [ "POD", "", "mmmmmmmmmmmmmmmmmmmmmmmmm
83 84 85 86 87 88 89	], [ "POD", "", "", "",
83 84 85 86 87 88 89 90	], [ "POD", "", "mmmmmmmmmmmmmmmmmmmmmmmm
83 84 85 86 87 88 89 90 91	], [ "POD", "", "", "", "", "",
83 84 85 86 87 88 89 90 91 92	], [ "POD", "", "", "", "", "", "",
83 84 85 86 87 88 89 90 91 92 93	], [ "POD", "", "", "", "", "", "", "", "",
83 84 85 86 87 88 89 90 91 91 92 93 94	], [ "POD", "", "", "", "", "", ", ", ", ", ", ", ", ", ", ", ", ", "
83 84 85 86 87 88 89 90 91 91 92 93 94 95	], [ "POD", "",","
83 84 85 86 87 88 89 90 91 91 92 93 94 95	], [ "POD", "", "", "", "", "", ", ", ", ", ", ", ", ", ", ", ", ", "
83 84 85 86 87 88 89 90 91 92 93 93 94 95 95	], [ "POD", "", "", "", "", "", ", ", ", ", ", ", ", ", ", ", ", ", "
83 84 85 86 87 88 89 90 91 92 93 93 94 95 96 97 98	], [ "POD", "", "", "", "", "", ", ", ", ", ", ", ", ", ", ", ", ", "
<ol> <li>83</li> <li>84</li> <li>85</li> <li>86</li> <li>87</li> <li>88</li> <li>89</li> <li>90</li> <li>91</li> <li>92</li> <li>93</li> <li>94</li> <li>95</li> <li>96</li> <li>97</li> <li>98</li> <li>99</li> </ol>	], [ "POD", "
83 84 85 86 87 88 89 90 91 91 92 93 94 95 96 97 98 99 99	], [ "POD", "", "", "", "", "", ", ", ", ", ", ", ", ", ", ", ", ", "
83 84 85 86 87 88 90 91 92 93 94 95 96 97 98 99 100 101	], [ "POD", "
83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101	], [ "POD", "

```
]
105
       },
106
107
       ſ
108
        "name": "DMOS_PO",
109
        "class": "Gds::GdsPatternTransistor",
110
        "yoffset": -0.5,
111
        "type": "pch_lvt",
112
        "widthoffset": -2,
113
        "fillCoordinatesFromStrings": [
114
          Γ
115
           "OD",
116
           "_____".
117
           "-----YYY------".
118
           "-----xCx------"
119
           "-----"
120
           "-----xCx------"
121
           "-----ZZZ------".
122
           n______n
123
         ],
124
         Γ
125
           "ODB".
126
           "-----xxxx",
127
           "-----xxxx",
128
           "-----xxxx",
129
           "-----xxCx".
130
           "-----xxxx",
131
           "-----xxxx",
132
           "-----xxxx"
133
         ],
134
         Γ
135
           "PO",
136
           "_____
                   137
           138
           n_____n
139
           "--mmmmmGmmmmcmcmm-----"
140
           n_____n
141
           142
           0_____0
143
         ],
144
         Γ
145
           "POD",
146
           "_____".
147
           148
           "_____".
149
```

150n\_\_\_\_\_n 151"-mmmmmmmmmmmmmmm----". 152"\_\_\_\_\_" 153 ], 154Ε 155"M1". 156 "-----XXXX", 157 "-----xxxx", 158"----wDw-----xxxx", 159 "----wGwww---xBxx". 160 "----wSw-----xxxx", 161 "\_\_\_\_\_xxxx" . 162 "\_\_\_\_\_xxx" 163 ], 164Γ 165"CT". 166 "v-----". 167 "u-----" 168 "z-----". 169 n\_\_\_\_\_n 170 "V-----". 171 "u-----", 172 "z-----" 173 ] 174] 175 }, 176 177 178 }, 179 { 180 "name": "DMOS\_PO\_mirror", 181 "class": "Gds::GdsPatternTransistor", 182 "yoffset": -0.5, 183 "type": "pch\_lvt", 184 "widthoffset": -2.2, 185 "fillCoordinatesFromStrings": [ 186 Γ 187 "OD". 188 "\_\_\_\_\_", 189 "-----Үүүү-----". 190 "-----xCx-----". 191 "-----", 192 "-----xCx----". 193 "-----ZZZ-----". 194

11 195 ], 196 Ε 197 "ODB", 198 "xxxx-----". 199 "xxxx-----" 200 "xxxx-----" 201 "xxCx-----" 202 "xxxx-----". 203 "xxxx-----". 204"xxxx-----" 205 ], 206 Γ 207 "PO". 208 "\_\_\_\_\_" 209 "-----mmmmmmmmmmmmmmmm". 210 n\_\_\_\_\_n 211 "----mmcmcmmmmGmmmmmm--" 212n\_\_\_\_\_n 213 "----mmmmmmmmmmmmmmmm", 214"\_\_\_\_\_" 215], 216 Γ 217 "POD". 218 "\_\_\_\_\_". 219 "-----<u>mmmmmmmmmmmmmmm</u>-" 220 n\_\_\_\_\_n 221 "\_\_\_\_\_" 222 0\_\_\_\_\_0 223 224 0\_\_\_\_\_0 225], 226 Γ 227 "M1". 228 "xxxx-----". 229 "xxxx-----" 230 "xxxx-----wDw-----" 231 "xBxx---wwwGw-----" 232 "xxxx-----". 233 "xxxx-----". 234"xxxx-----" 235 ], 236 Γ 237 "CT", 238 "-----0", 239

"-----v". 240"-----p", 241n\_\_\_\_\_n 242 "-----0"  $^{243}$ "-----V". 244"-----p" 245٦ 246] 247},  $^{248}$ 249{ 250 "name": "DMOSDMY", 251"class": "cIcCore::PatternTile", 252"yoffset": -0.5, 253 "type": "pch", 254"widthoffset": 0, 255"fillCoordinatesFromStrings": [ 256Γ 257"OD". 258"\_\_\_\_\_". 259 "\_\_\_\_\_" 260 n\_\_\_\_\_n 261 "-----YYYY------" 262 "-----". 263 "-----". 264"-----" 265"-----ZZZZ------". 266 "\_\_\_\_\_", 267 "\_\_\_\_\_", 268 n\_\_\_\_\_n 269 ], 270 Γ 271"ODB". 272 "-----XXXX", 273 "-----xxxx", 274"-----xxxx", 275"-----xxxx" 276 "-----XXXX", 277 "-----XXXX", 278 "-----xxxx", 279 "-----xxxx", 280 "-----xxxx". 281 "-----xxxx", 282 "-----xxxx" 283 ], 284

285	[
286	"PO",
287	"",
288	" <u>mmmmmmmmmmmmmmm</u> ",
289	"",
290	"mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm
291	"",
292	"mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm
293	"",
294	"mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm
295	"",
296	"mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm
297	""
298	],
299	[
300	"POD",
301	"",
302	"",
303	"",
304	"mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm
305	"", ""
306	""
307	, " <u>mmmmmmmmmmmmmmm</u> ",
308 309	"".
310	"".
311	, ""
312	]
313	]
314	},
315	
316	
317	{
318	"name": "PCHDL",
319	"inherit": "DMOS",
320	"type": "pch_lvt",
321	"widthoffset": -1,
322	"beforePlace": {
323	"addEnclosures": [
324	[
325	"ODB",
326	0,
327	[ "HYBRID" ]
328	]
329	],

```
"addEnclosuresByRectangle": [
330
                   [
331
                      "ODB",
332
                      [0, -1, 24, 11],
333
                      [ "PP" ]
334
                   ],
335
                   Ε
336
                      "OD",
337
                      [5,2,4,3],
338
                      [ "LVTP" ]
339
                   ٦
340
341
                ]
342
              }
343
            },
344
            {
345
              "name": "NCHDL",
346
              "inherit": "DMOS",
347
              "xoffset": -2,
348
              "afterNew": {
349
                 "mirrorPatternString": 1
350
              },
351
              "type": "nch_lvt",
352
              "beforePlace": {
353
                 "addEnclosures": [
354
                 ],
355
                 "addEnclosuresByRectangle": [
356
                   Γ
357
                      "ODB",
358
                      [ -1, -1, 24, 11 ],
359
                      [ "NW", "NP" ]
360
                   ],
361
                   Γ
362
                      "OD",
363
                      [15, 2, 4, 3],
364
                      [ "LVTN" ]
365
                   ],
366
                   Γ
367
                      "ODB",
368
                      [0,0,4,7],
369
                      [ "HYBRID" ]
370
                   ]
371
                 ]
372
              }
373
            },
374
```

```
{
376
              "name": "PCHDL_PO",
377
              "inherit": "DMOS_PO",
378
              "type": "pch_lvt",
379
              "widthoffset": -1,
380
              "beforePlace": {
381
                 "addEnclosures": [
382
                   Ε
383
                      "ODB",
384
                     Ο,
385
                      [ "HYBRID" ]
386
                   ]
387
                ],
388
                 "addEnclosuresByRectangle": [
389
                   Γ
390
                      "ODB",
391
                      [2, -1, 24, 11],
392
                      [ "PP" ]
393
                   ],
394
                   Ε
395
                     "OD",
396
                      [5, 2, 4, 3],
397
                     [ "LVTP" ]
398
                   ٦
399
400
                ]
401
              }
402
            },
403
            {
404
              "name": "NCHDL_PO",
405
              "inherit": "DMOS_PO_mirror",
406
              "xoffset": 0,
407
              "afterNew": {
408
                 "mirrorPatternString": 0
409
              },
410
              "type": "nch_lvt",
411
              "beforePlace": {
412
                 "addEnclosures": [
413
                 ],
414
                 "addEnclosuresByRectangle": [
415
                   Ε
416
                      "ODB",
417
                      [-1, -1, 23.8, 11],
418
                      [ "NW", "NP" ]
419
```

375

```
],
420
                   [
421
                      "OD",
422
                      [ 15, 2, 4, 3 ],
423
                      [ "LVTN" ]
424
                   ],
425
                   Ε
426
                      "ODB",
427
                      [0,0,4,7],
428
                      [ "HYBRID" ]
429
                   ٦
430
                 ]
431
              }
432
            },
433
            {
434
               "name": "PCHDLDMY",
435
               "inherit": "DMOSDMY",
436
               "widthoffset": -1,
437
               "beforePlace": {
438
                 "addEnclosures": [
439
                    [
440
                      "ODB",
441
                      0,
442
                      [ "HYBRID" ]
443
                   ]
444
                 ],
445
                 "addEnclosuresByRectangle": [
446
                   [
447
                      "ODB",
448
                      [ 0, -1, 24, 13 ],
449
                      [ "PP" ]
450
                   ],
451
                   Γ
452
                      "OD",
453
                      [5,2,4,7],
454
                      [ "LVTP" ]
455
                   ]
456
457
                 ]
458
              }
459
            },
460
            {
461
               "name": "NCHDLDMY",
462
               "inherit": "DMOSDMY",
463
               "xoffset": -2,
464
```

```
"afterNew": {
465
                "mirrorPatternString": 1
466
              },
467
              "beforePlace": {
468
                "addEnclosures": [
469
                ],
470
                "addEnclosuresByRectangle": [
471
                   Γ
472
                     "ODB",
473
                     [ -1, -1, 24, 13 ],
474
                     [ "NW", "NP" ]
475
                  ],
476
                   Γ
477
                     "OD",
478
                     [15, 2, 4, 7],
479
                     [ "LVTN" ]
480
                   ],
481
                   [
482
                     "ODB",
483
                     [0,0,4,11],
484
                     [ "HYBRID" ]
485
                   ٦
486
                ]
487
              }
488
           },
489
           {
490
              "name": "NCHDLRDMY",
491
              "type": "nch_lvt",
492
              "xoffset": -2,
493
              "widthoffset": 2,
494
              "inherit": "NCHDLDMY",
495
              "afterPaint": { "mirrorCenterX": -1 }
496
           },
497
            {
498
              "name": "NCHDLR",
499
              "type": "nch_lvt",
500
              "xoffset": -2,
501
              "widthoffset": 2,
502
              "inherit": "NCHDL",
503
              "afterPaint": { "mirrorCenterX": -1 }
504
           }
505
         ]
506
    }
507
```

### C.2 Digital cells netlist

```
1
   **
            Copyright (c) 2016 Carsten Wulff Software, Norway
2
   **
3
   : wulff at 2016-11-16
4
   ** Created
   **
\mathbf{5}
      \hookrightarrow
6
7
   .subckt IVX1 A Y AVDD AVSS VBP VBN
8
   MNO Y A AVSS VBN NCHDL_PO
9
   MPO Y A AVDD VBP PCHDL_PO xoffset=2
10
   .ends
11
12
  .subckt IVX2 A Y AVDD AVSS
13
  MNO Y A AVSS AVSS NCHDL
14
  MN1 AVSS A Y AVSS NCHDL
15
  MPO Y A AVDD AVSS PCHDL
16
   MP1 AVDD A Y AVSS PCHDL
17
   .ends
18
19
  .subckt IVX4 A Y AVDD AVSS
20
   MNO Y A AVSS AVSS NCHDL
^{21}
   MN1 AVSS A Y AVSS NCHDL
^{22}
   MN2 Y A AVSS AVSS NCHDL
23
   MN3 AVSS A Y AVSS NCHDL
24
   MPO Y A AVDD AVSS PCHDL
^{25}
  MP1 AVDD A Y AVSS PCHDL
26
   MP2 Y A AVDD AVSS PCHDL
27
   MP3 AVDD A Y AVSS PCHDL
28
   .ends
29
30
   .subckt NRX1 A B Y AVDD AVSS VBP VBN
31
  MNO Y A AVSS VBN NCHDL
32
   MN1 AVSS B Y VBN NCHDL
33
   MPO N1 A AVDD VBP PCHDL
34
   MP1 Y B N1 VBP PCHDL
35
   .ends
36
37
   .subckt NDX1 A B OUT AVDD AVSS VBP VBN
38
  MNO N1 A AVSS VBN NCHDL_PO
39
   MN1 OUT B N1 VBN NCHDL_PO
40
   MPO OUT A AVDD VBP PCHDL_PO xoffset=2
41
```

```
MP1 AVDD B OUT VBP PCHDL_PO
42
   .ends
^{43}
44
   .subckt NDX2 A B Y AVDD AVSS
45
  MNO N1 A AVSS AVSS NCHDL
46
   MN1 Y B N1 AVSS NCHDL
47
   MN2 N2 A Y AVSS NCHDL
48
   MN3 AVSS B N2 AVSS NCHDL
49
   MPO Y A AVDD AVSS PCHDL
50
   MP1 AVDD B Y AVSS PCHDL
51
   MP2 Y A AVDD AVSS PCHDL
52
   MP3 AVDD B Y AVSS PCHDL
53
   .ends
54
55
   .subckt ANX1 A B Y AVDD AVSS VBP VBN
56
   XA1 A B YN AVDD AVSS VBP VBN NDX1
57
   XA2 YN Y AVDD AVSS VBP VBN IVX1
58
   .ends
59
60
   .subckt EONX1 A B AN BN Y AVDD AVSS
61
   MN1 N1 A AVSS AVSS NCHDL
62
   MN2 Y B N1 AVSS NCHDL
63
   MN3 N3 BN Y AVSS NCHDL
64
   MN4 AVSS AN N3 AVSS NCHDL
65
   MP1 NP1 A Y AVSS PCHDL
66
   MP2 AVDD BN NP1 AVSS PCHDL
67
   MP3 NP2 B AVDD AVSS PCHDL
68
   MP4 Y AN NP2 AVSS PCHDL
69
   .ends
70
71
   .subckt IVTRIX1 A C CN Y AVDD AVSS
72
   MNO N1 A AVSS AVSS NCHDL
73
   MN1 Y C N1 AVSS NCHDL
74
   MPO N2 A AVDD AVSS PCHDL
75
   MP1 Y CN N2 AVSS PCHDL
76
   .ends
77
78
   .subckt NDTRIX1 A C CN RN Y AVDD AVSS
79
   MN2 N1 RN AVSS AVSS NCHDL
80
   MNO N2 A N1 AVSS NCHDL
81
   MN1 Y C N2 AVSS NCHDL
82
   MP2 AVDD RN N2 AVSS PCHDL
83
   MPO N2 A AVDD AVSS PCHDL
84
85 MP1 Y CN N2 AVSS PCHDL
   .ends
86
```

```
87
    .subckt CS_AMP VIN IBIAS VOUT VBULKP VBULKN AVDD AVSS
88
    MN3 IBIAS IBIAS AVSS VBULKN NCHDL
89
    MNO P1 IBIAS AVSS VBULKN NCHDL
90
    MN1 VIN VIN AVSS VBULKN NCHDL
91
    MN2 VOUT VIN AVSS VBULKN NCHDL
92
    MPO P1 P1 AVDD VBULKP PCHDL
93
    MP1 VIN P1 AVDD VBULKP PCHDL
94
    MP2 VOUT P1 AVDD VBULKP PCHDL
95
    .ends
96
97
    .subckt RINGOSC7 A E AVDD AVSS VBP VBN
98
    XAO A E NO AVDD AVSS VBP VBN NDX1
99
    XA1 NO Z1 AVDD AVSS VBP VBN IVX1
100
    XA2 Z1 N2 AVDD AVSS VBP VBN IVX1
101
    XA3 N2 Z3 AVDD AVSS VBP VBN IVX1
102
    XA4 Z3 N4 AVDD AVSS VBP VBN IVX1
103
    XA5 N4 Z5 AVDD AVSS VBP VBN IVX1
104
    XA6 Z5 A AVDD AVSS VBP VBN IVX1
105
    .ends
106
```

#### C.3 Digital cells object definition file

```
//-----
1
  11
          Copyright (c) 2016 Carsten Wulff Software, Norway
2
  //-----
3
               : wulff at 2016-11-16
  // Created
4
  //-----
5
6
  {
7
    "noPortTranslation" : 1,
8
    "cells":
9
    Γ
10
     ſ
11
       "name": "CS_AMP",
12
       "symbol" : "cs_amp",
13
       "class" : "Layout::LayoutDigitalCell",
14
       "beforeRoute" : {
15
                   "addConnectivityRoutes" : [
16
17
                    ["M1", "^P", "-|--"],
18
                    ["M2", "VOUT", "-|--"],
19
                    ["M2", "VIN", "-|--"],
20
                    ["M1", "IBIAS", "-|--"]
21
```

```
]
^{22}
              },
23
           "afterRoute" : {
^{24}
               "addPortOnRects" : [ ["VIN", "M1", "MN2:G"] , ["VOUT", "M1",
^{25}
                   "MN2:D"],
               \hookrightarrow
                    ["IBIAS", "M1", "MNO:G"], ["VBULKN", "M1", "MNO:B"], ["VBULKP", "M1", "MPO:B"]
               \hookrightarrow
                                    ٦
26
           }
27
        },
^{28}
29
         ſ
30
           "name": "IVX1",
31
           "symbol" : "inv",
32
           "class" : "Layout::LayoutDigitalCell",
33
           "beforeRoute" : {
34
             "addDirectedRoutes" : [ ["M1", "Y", "MNO:D-]--MPO:D"],
35
                                          ["PO", "A", "MNO:G-MPO:G"] ]
36
           },
37
           "afterRoute" : {
38
             "addPortOnRects" : [ ["Y", "M1", "MNO:D"],
39
              → ["VBN", "M1", "MNO:B"], ["VBP", "M1", "MPO:B"]]
           }
40
        },
41
42
43
         {
44
           "name": "IVX2",
45
           "class" : "Layout::LayoutDigitalCell",
46
           "symbol" : "inv",
47
                                 "",
           "setYoffsetHalf" :
^{48}
           "rows" : 2,
^{49}
           "beforeRoute" : {
50
             "addDirectedRoutes" : [ ["M1","Y","MNO:D-|--MPO:D"],
51
                                          ["PO", "A", "MN:G-MP:G"] ,
52
                                          ["M1", "A", "MNO:G||MN1:G"]
                                                                         ,
53
                                          ["M1", "A", "MPO:G| MP1:G"]
54
                                       ]
55
           },
56
           "afterRoute" : {
57
             "addPortOnRects" : [ ["A", "M1", "MNO:G"] , ["Y", "M1",
58
              \hookrightarrow
                  "MNO:D"]]
           }
59
        },
60
         ſ
61
           "name": "IVX4",
62
```

```
"class" : "Layout::LayoutDigitalCell",
63
           "symbol" : "inv",
64
           "setYoffsetHalf" : "",
65
           "rows" : 4,
66
           "beforeRoute" : {
67
             "addDirectedRoutes" : [
68
              → ["M1", "Y", "MNO:D, MN2:D-|--MPO:D, MP2:D"],
                                        ["PO", "A", "MN:G-MP:G"] ,
69
                                        ["M1", "A", "MNO:G| |MN3:G"],
70
                                        ["M1"."A"."MPO:G||MP3:G"]
71
                                      ٦
72
           },
73
           "afterRoute" : {
74
             "addPortOnRects" : [ ["A", "M1", "MNO:G"] , ["Y", "M1",
75
                 "MNO:D"]]
              }
76
         },
77
         {
78
           "name": "NRX1",
79
           "class" : "Layout::LayoutDigitalCell",
80
           "rows" : 2,
81
           "symbol" : "nor",
82
           "setYoffsetHalf" : "",
83
           "beforeRoute" : {
84
             "addDirectedRoutes" : [ ["M1", "Y", "MNO:D-|--MP1:D"],
85
                                        ["PO", "A", "MNO:G-MPO:G"],
86
                                        ["PO", "B", "MN1:G-MP1:G"]
87
                                      ٦
88
           },
89
           "afterRoute" : {
90
             "addPortOnRects" : [ ["A", "M1" , "MNO:G"], ["B", "M1",
91
                 "MN1:G"], ["Y", "M1", "MN1:S" ]]
              \hookrightarrow
           }
92
         },
93
         {
94
            "name": "NDX1",
95
            "class" : "Layout::LayoutDigitalCell",
96
            "rows" : 2,
97
            "symbol" : "nand",
98
                                 ....
            "setYoffsetHalf" :
99
            "beforeRoute" : {
100
               "addConnectivityRoutes": [
101
                                          ["M1","^N","-|--"]
].
102
103
               "addDirectedRoutes" : [ ["M1","OUT","MN1:D-|--MP1:S"],
104
```

```
["M1","OUT","MP1:S-|MP0:D"],
105
                                          ["PO", "A", "MNO:G-MPO:G"],
106
                                          ["PO", "B", "MN1:G-MP1:G"],
107
                                          ["M1", "N1", "MNO:D|-MN1:S"]
108
                                        ٦
109
            },
110
             "afterRoute" : {
111
               "addPortOnRects" : [ ["A", "M1" , "MNO:G"], ["B", "M1",
112
                   "MN1:G"], ["Y", "M1", "MN1:D" ]]
               \hookrightarrow
            }
113
         },
114
         {
115
           "name": "NDX2",
116
           "class": "Layout::LayoutDigitalCell",
117
           "rows": 4,
118
           "symbol": "nand",
119
           "setYoffsetHalf": "",
120
           "beforeRoute": {
121
              "addConnectivityRoutes": [
122
                [ "M1", "Y", "-|--", "onTopL", "", "" ],
123
                [ "M2", "A$", "-|--", "", "", "NCH" ],
124
                [ "M1", "A$", "--|-", "", "", "PCH" ],
125
                ["M2", "B$", "--|-", "", "", "NCH"],
126
                [ "M1", "B$", "-|--", "", "", "PCH" ]
127
128
             ],
129
              "addDirectedRoutes": [
130
                [ "PO", "A", "MNO:G-MPO:G" ],
131
                [ "PO", "B", "MN1$:G-MP1$:G" ],
132
                        "A", "MN2:G-MP2:G" ],
                [ "PO",
133
                [ "PO", "B", "MN3:G-MP3:G" ]
134
             ٦
135
           },
136
           "afterRoute": {
137
              "addPortOnRects": [
138
                [ "A", "M1", "MNO:G" ],
139
                [ "B", "M1", "MN1:G" ],
140
                [ "Y", "M1", "MN2:S" ]
141
             ٦
142
           }
143
         },
144
         {
145
           "name": "ANX1",
146
           "class": "Layout::LayoutDigitalCell",
147
            "composite": 1,
148
```

```
"symbol": "and",
149
           "beforeRoute": {
150
              "addDirectedRoutes": [
151
                [ "M1", "YN", "XA2:MNO:G-|--XA1:MN1:D" ]
152
             ٦
153
           },
154
           "afterRoute": {
155
              "addPortOnRects": [
156
                [ "A", "M1", "XA1:MNO:G" ],
157
                [ "B", "M1", "XA1:MN1:G" ].
158
                [ "Y", "M1", "XA2:MNO:D" ]
159
             ]
160
           }
161
         },
162
         {
163
           "name": "EONX1",
164
           "class": "Layout::LayoutDigitalCell",
165
           "setYoffsetHalf": "",
166
           "rows": 4,
167
           "beforeRoute": {
168
              "addDirectedRoutes": [
169
                [ "PO", "A", "MN1:G-MP1:G" ],
170
                [ "PO", "A", "MN4:G-MP4:G" ]
171
             ],
172
              "addConnectivityRoutes": [
173
              ]
174
           },
175
           "afterRoute": {
176
              "addPortOnRects": [
177
                [ "A", "M1", "MN1:G" ],
178
                [ "B", "M1", "MN2:G" ],
179
                [ "AN", "M1", "MN4:G" ],
180
                [ "BN", "M1", "MP2:G" ]
181
              ]
182
           }
183
         },
184
         {
185
           "name": "IVTRIX1",
186
           "class": "Layout::LayoutDigitalCell",
187
           "rows": 2,
188
           "setYoffsetHalf": "",
189
           "description": "Tristate inverter, Y = A if C, Y =HiZ if CN",
190
           "beforeRoute": {
191
              "addDirectedRoutes": [
192
                [ "M1", "Y", "MN1:D-|--MP1:D" ],
193
```

```
[ "PO", "A", "MNO:G-MPO:G" ]
194
             ]
195
           },
196
           "afterRoute": {
197
              "addPortOnRects": [
198
                [ "A", "M1", "MNO:G" ],
199
                [ "CN", "M1" ],
200
                [ "C", "M1" ],
201
                [ "Y", "M1", "MN1:D" ]
202
             ٦
203
           }
204
         },
205
         {
206
           "name": "NDTRIX1",
207
           "class": "Layout::LayoutDigitalCell",
208
           "rows": 3,
209
           "setYoffsetHalf": "",
210
           "description": "Tristate nand, Y = !A if C and !RN, Y =HiZ if
211
            \rightarrow CN",
           "beforeRoute": {
212
              "addDirectedRoutes": [
213
                [ "M1", "Y", "MN1:D-|--MP1:D" ],
214
                [ "M1", "N2", "MP2:S|-MP0:D" ],
215
                [ "M1", "N2", "MNO:D-MPO:D" ],
216
                [ "PO", "A", "MNO:G-MPO:G" ],
217
                [ "PO", "RN", "MN2:G-MP2:G" ]
218
             ٦
219
           },
220
           "afterRoute": {
221
              "addPortOnRects": [
222
                [ "A", "M1", "MNO:G" ],
223
                [ "CN", "M1" ],
224
                ["C", "M1"],
225
                [ "RN", "M1", "MN2:G" ],
226
                [ "Y", "M1", "MN1:D" ]
227
             ]
228
           }
229
         },
230
231
        {
232
           "name": "RINGOSC7" ,
233
           "symbol" : "ringosc",
234
           "class" : "Layout::LayoutDigitalCell",
235
           "beforeRoute" : {
236
              "addDirectedRoutes" : [ ["M2","A","XAO:MPO:G--|-XA6:MPO:D"]
237
```

```
],
238
               "addConnectivityRoutes":[
239
                        ["M1","^N","-|--","offsetlow"],
^{240}
                        ["M1","^Z","-|--","offsetlow"]
241
                        ]
^{242}
            },
^{243}
            "afterRoute" : {
^{244}
              "addPortOnRects" : [ ["E", "M1", "XAO:MN1:G"]]
^{245}
            }
246
          }
247
       ]
^{248}
     }
249
```