

FPGA Implementation of Hyperspectral Anomaly Detection Algorithm

Martin Haukali

Master of Science in Electronics Submission date: June 2018

Supervisor: Kjetil Svarstad, IES Co-supervisor: Milica Orlandic, IES

Norwegian University of Science and Technology Department of Electronic Systems

Project Assignment

Candidate name: Martin Haukali

Assignment title: FPGA Implementation of Hyperspectral Anomaly Detection Algorithm

Assignment text: This topic is part of the large project Hyperspectral Imaging in Small Satellites. Hyperspectral imaging relies on sophisticated acquisition and on data processing of hundreds or thousands of image bands. Most of the algorithms for hyperspectral imaging perform intensive matrix manipulations, and FPGAs are recommended to be used due to reconfiguration, low consumption, compact size and high computing power.

Anomaly detection is an important task for hyperspectral data exploitation. A standard approach for anomaly detection in the literature is the method called RX algorithm. The computational cost is very high for RX algorithm and current advances in high performance computing can be good solution to reduce the run- time of this algorithm.

Tasks:

- Optimization of RX algorithm for parallel processing
- Covariance computation
- Hardware implementation of inverse matrix problem
- FPGA implementation of RX algorithm

Supervisor: Kjetil Svarstad

Co-supervisor: Milica Orlandic

Abstract

On-board processing of hyperspectral data in satellites is done to perform a wide variety of tasks. Field-Programmable Gate Arrays (FPGAs) are often used for such tasks due to their reconfigurability and efficiency, especially when dealing with applications requiring matrix computation. One of these applications is anomaly detection. Anomaly detection might be used to discover harmful algae blooms, oil spills, micro-plastics and other irregularities in ocean and coastal areas. This might help us understand more about the ocean and to monitor the effects of global warming and human pollution.

The Adaptive Causal anomaly detector (ACAD) is an anomaly detector (AD) developed to solve some of the issues that well-known ADs, such as the Reed-Xiaoli (RX) algorithm, faces. ACAD utilizes inverse matrix computation as a part of the anomaly detection. Computing the inverse matrix is an intensive task. It is therefore important that the algorithm chosen for inverse matrix computation is parallellizable and efficient. The Gauss-Jordan elimination was chosen due to its parallel computation and simplicity.

ACAD is causal, meaning that it relies on previously executed computations. This enables real-time processing and makes it suitable for hardware implementation. ACAD also builds a binary anomaly map, which is beneficial with regards to data transmission, as this will lower transmission time and thereby energy. In this thesis, a proposed implementation of the ACAD algorithm has been made, designed to be scalable for large hyperspectral images. A parallel memory structure consisting of Block RAM (BRAM)-arrays of size P_bands have been made. P_bands is the number of spectral bands of the input pixel data to the ACAD AD. The correlation and inverse modules proposed in this implementation have a large degree of parallelism, computing and updating up to two rows of the correlation and inverse matrix respectively, of size $P_bands \times P_bands$, per clock cycle. The design is to be implemented on a Zynq-7000 series System-on-Chip (SoC).

Sammendrag

Prosessering av hyperspektrale bilder på den innebygde datamaskinen i en satelitt blir ofte gjort for å utføre en mengde oppgaver. Field-Programmable Gate Arrays (FPGAs) blir ofte brukt for slike oppgaver på grunn av den høye effektiviteten og muligheten for rekonfigurasjon. Dette gjelder spesielt for applikasjoner som krever matrise-beregning. En slik applikasjon er anomalie-deteksjon. Anomalie-deteksjon kan muligens bli brukt for å oppdage oppblomstring av skadelige alger, oljesøl, mikro-plastikk og andre uregelmessigheter i havet og i kystnære områder. Dette kan hjelpe oss å forstå mer om havet og å observere effektene av global oppvarming og menneskelig forurensing.

Adaptive Causal anomaly detector (ACAD) er en anomalie-detektor (AD) utviklet for å løse noen av utfordringene som velkjente AD-er, slik som Reed-Xiaoli (RX)-algoritmen, har. ACAD bruker invers-matrise-beregning som en del av anomalie-deteksjonen. Å beregne invers av en matrise er en intensiv oppgave. Det er derfor viktig at algoritmen brukt for å beregne invers-matrisen er parallelliserbar og effektiv. I denne hovedoppgaven ble Gauss-Jordan metoden valgt grunnet dens parallelle beregninger og enkelhet.

ACAD er kausal, som betyr at den avhenger av tidligere utførte beregninger. Dette muliggjør sanntidsprosessering og gjør algoritmen egnet for implementasjon i maskinvare. ACAD lager også et binært anomalie-kart, som er fordellaktig med tanke på data-overføring, da det vil senke transmisjonstiden og dermed transmisjonsenergien. I denne hovedoppgaven har en foreslått implementasjon av ACAD blitt laget, designet for å være skalerbar for store hyperspektrale bilder. En parallell minne-struktur bestående av Block RAM (BRAM)-tabeller av størrelse P_bands har blitt designet. P_bands er antallet spektrable bånd i inngangs-piksel-dataen til ACAD AD-en. Korrelasjons- og invers-modulene foreslått i denne implementasjonen har en stor grad av parallellisme. Modulene beregner og oppdaterer opp til to rader av henholdsvis korrelasjons-og inversmatrisen, som er av størrelse $P_bands \times P_bands$, per klokke-sykel. Designet skal bli implementert på en Zynq-7000 serie System-on-Chip (SoC).

Preface

This thesis is submitted to the department of Electronics Systems at NTNU as part of the Master of Science degree in Electronics, with specialization in digital circuit design. The thesis is part of the SmallSat project at NTNU, a research project that is focused on the design and creation of small satellites. The mission objectives of the SmallSat project is to "provide and support ocean color mapping through a Hyperspectral Imager payload, autonomously processed data, and on-demand autonomous communications in a concert of robotic agents at the Norwegian coast". The thesis was started on in the mid of January. It was not a continuation of the project thesis written in the past fall.

The implementation of an anomaly detector in hardware proved to be a challenging task. Choosing the best anomaly detector for this project in an as objective manner as possible proved to be difficult, as this meant creating synthetic images to provide objective metrics for performance measurement and testing the anomaly detectors on real hyperspectral images. In the end, the Adaptive Causal anomaly detection algorithm was chosen. The main challenge faced with the implementation in hardware was how to use the given resources of the FPGA to compute the anomaly detection as efficient as possible. Anomaly detection is a computationally intensive process, especially when doing inverse computation. As such, the trade-off between resource utilization and throughput was a difficult one.

Thanks to my co-supervisor Milica Orlandic for great guidance and help during the semester. I would also like to thank my supervisor Kjetil Svarstad for a read-through of my thesis in the latter stages.

The code, both VHDL and MATLAB, developed and used in this thesis is made available public on github. The most important code can also be found in the appendices to this thesis.

The VHDL source code is located on the following website, on the "invert_matrix_computation"- branch: https://github.com/marthauk/Anomaly-detection/tree/invert_matrix_computation/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new.

The VHDL-testbenches used are available on the following website, on the "invert matrix computation"- branch:

https://github.com/marthauk/Anomaly-detection/tree/invert_matrix_computation/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sim_1/new.

The MATLAB-code used and developed for hyperspectral processing can be found on the following website, on the "dev" branch:

 $\verb|https://github.com/marthauk/HyperSpectralToolbox/tree/dev/functions|$

Contents

1	Intr	oducti	on					1
	1.1	Motiva	ation			 		1
		1.1.1	Main co	tributions		 		3
		1.1.2	Problem	statement		 		3
		1.1.3	Master	nesis overview		 		3
2	Bac	kgroui	nd theor	,				5
	2.1	Hyper	spectral i	naging		 		5
		2.1.1	AVIRIS			 		5
			2.1.1.1	Cuprite scene		 		5
		2.1.2	NTNU S	mallSat project				6
	2.2	NTNU	J SmallSa	's hardware platform		 		8
		2.2.1		am				8
	2.3	Anom	aly detect	on		 		9
		2.3.1	Reed-Xi	oli algorithm		 		9
		2.3.2		algorithm				9
		2.3.3		Causal anomaly detection				10
		2.3.4		Local RX				13
	2.4	Invers						14
		2.4.1		rdan elimination				15
			2.4.1.1	Forward elimination		 		15
			2.4.1.2	Backward elimination		 		16
			2.4.1.3	Last division				17
3	Rev	view of	state of	the art anomaly detectors				19
	3.1			synthetic images		 		19
		3.1.1		etion results				23
		-	3.1.1.1	Hsueh-mimicked image				23
			3.1.1.2	Sim30 30 $AVIRIS$ scene				24
			3.1.1.3	$Sim \ Aviris01 \ scene \ \dots \dots \dots$				24
		3.1.2	-	ection results				25
		9	3.1.2.1	Hsueh mimicked image				25
			3.1.2.2	Sim30 30 $AVIRIS$ scene				25
			3.1.2.3	$SimAviris01 \dots \dots \dots \dots$				26
		3.1.3		etection results				26
		3.1.3	3.1.3.1	$SIM30 \ 30 AVIRIS \dots \dots \dots \dots$				26
			3.1.3.2	SimAviris01				27

x CONTENTS

		3.1.4	ACAD	27
			3.1.4.1 <i>SIM AVIRIS</i> 30 30	27
			3.1.4.2 $SimAviris01$	28
	3.2	Testing	g on real image data	28
		3.2.1	RX	29
		3.2.2		29
		3.2.3		29
		3.2.4		30
			· S	
4	\mathbf{Pro}		•	3
	4.1	Memor	V	33
		4.1.1	Storing and updating matrices in ACAD	33
			4.1.1.1 Using registers	34
			4.1.1.2 Using BRAM	35
	4.2	Propos	sed implementation	39
	4.3	Shiftre	egister	11
	4.4	ACAD	correlation	12
		4.4.1	Normalizing with k	15
	4.5	Inverse	e computation	16
		4.5.1	Elimination core	18
		4.5.2	FSM inverse	50
		4.5.3	Forward elimination	52
		4.5.4	Backward elimination	55
		4.5.5	Last division	58
		4.5.6	Output inverse matrix	59
		4.5.7	Inverse pipeline stages	59
		4.5.8	Execution time expectations inverse computation	31
		4.5.9	Division	3
			4.5.9.1 Using the division operator "/" $\dots \dots \dots \dots \dots $	3
			4.5.9.2 Adaptive shifting	64
			4.5.9.3 LUT approach	35
_	D	14		39
5	Res 5.1	Synthe		9 59
	5.1	5.1.1		70
		5.1.1 $5.1.2$		70
		5.1.2		73
		5.1.3		73
		5.1.4		76
		5.1.4	-	
				76 76
			*	76 77
				77 77
	5 0	Cima-1-		77 77
	5.2	5.2.1		77 77
		5.2.1 $5.2.2$	S	77 70
				79 32
		0.4.0	Inverse	١/

CONTENTS	xi
001.121.10	

6.1 Resource usage	6	Disc	eussion	85
$ 6.1.1 \text{DSP usage } Pixel_data_width = 16 \\ 6.1.2 Pixel_data_width = 10 \\ 6.2 \text{Timing results} \\ 6.2.1 \text{ACAD correlation} \\ 6.2.2 \text{ACAD inverse} \\ 6.2.3 \text{Simulation results} \\ $		6.1	Resource usage	85
$6.1.2 Pixel_data_width = 10 \\ 6.2 Timing results \\ 6.2.1 ACAD correlation \\ 6.2.2 ACAD inverse \\ 6.2.3 Simulation results$ $7 Conclusion$			6.1.1 DSP usage $Pixel \ data \ width = 16 \dots \dots \dots \dots$	85
6.2 Timing results				86
6.2.1 ACAD correlation		6.2		86
6.2.3 Simulation results			9	86
7 Conclusion			6.2.2 ACAD inverse	86
			6.2.3 Simulation results	87
	7	Con	clusion	89
The father work	•			90
7.1.1 Optimization		1.1		90
Appendices	Δт	nen	lines	93
rippendices	111	ppen	nees .	
A MATLAB hyperspectral	A			95
A.1 High level models of algorithms		A.1		95
A.1.1 Gauss-Jordan elimination				95
A.1.2 RX anomaly detector				97
A.1.3 LRX anomaly detector			· · · · · · · · · · · · · · · · · · ·	98
A.1.4 ALRX anomaly detector				99
A.1.5 ACAD anomaly detector			A.1.5 ACAD anomaly detector	101
A.2 Testing		A.2	Testing	105
A.2.1 Hyper demo detectors			A.2.1 Hyper demo detectors	105
A.2.2 Generating synthetic images			A.2.2 Generating synthetic images	108
B VHDL Code description	В	VH	OL Code description	123
C VHDL code	\mathbf{C}	VH	OL code	125
C.1 ACAD correlation	_			125
C.2 Elimination core		·		133
C.3 BRAM SDP 18kbit				142
C.4 Package Common types and functions				143
C.5 Swap rows		-		152
C.6 ACAD inverse			•	$152 \\ 157$
C.7 Shiftregister				195
C.8 Forward elimination			0	197
C.9 Last division			To a 10 to the	207

xii CONTENTS

List of Figures

1.1	Functional concept of HSI [1]
1.2	Image of an algae bloom along the coast of Troms in Norway [2]
2.1	Band 220 from the Cuprite scene 02 [3]
2.2	Spectral signatures of minerals from the Cuprite mining district [4]
2.3	A spectral pixel vector.
2.4	Hyperspectral image cube
2.5	Push-broom hyperspectral imager mode of operation [5]
2.6	Zynq-7000 architecture [6]
2.7	Visualization of a kernel of size $K \times K$ used in LRX
2.8	Visualizing processing of pixels in ACAD
2.9	Results of noise tests [7].
2.10	Pseudo-code for computing the inverse of a matrix by Gauss-Jordan elim-
	ination [8]
2.11	Pseudo-code for computing the forward elimination in Gauss-Jordan elim-
	ination [8]
2.12	Pseudo-code for computing the backward elimination in Gauss-Jordan elim-
	ination [8]
2.13	Pseudo-code for computing the last division in Gauss-Jordan elimination [8].
3.1	Test of RX (GRX) and LRX algorithms [9].
3.2	First class of synthetic images: 200×200 synthetic image with 25 inserted anomaly panels as describe by Hsueh in [10]
3.3	Second class of synthetic images: Synthetic 30×30 image with an inserted
	2x2 anomalous panel inserted into the center
3.4	Expected anomaly map for the third class of synthetic images created
3.5	RX AD result.
3.6	Generated anomaly map.
3.7	RX AD test on synthetic image based on Hsueh's description. The map in
	Figure 3.6 was created to provide a way of computing false anomalies
	and correctly predicted anomalies
3.8	RX AD results for the Sim30 30AVIRIS scene
3.9	RX AD results for the Sim Aviris01 scene
3.10	Band 220 from the Cuprite scene 02[3]
3.11	Result from RX AD on Cuprite image data.

xiv LIST OF FIGURES

3.12	Result from LRA AD with a kernel size of $K=25$ on Cuprite image scene
	02.
	Anomaly map created by ACAD (yellow dots) overlayed over Figure 3.10.
3.14	Power consumption in a WSN [11].
4.1	Matrix A and A^{-1} used in Gauss-Jordan elimination
4.2	Zynq memory resources [12]
4.3	Estimated time spent updating $\tilde{\mathbf{R}}(\mathbf{x}_k)$.
4.4	Maximum memory accessing requirement by the Gauss-Jordan elimination.
4.5	BRAM addressing scheme for storage of matrices utilized by ACAD. One
1.0	column of the matrix is stored per 36kbit BRAM
4.6	BRAM hierarchy, showing two 18kbit BRAM blocks contained within one
1.0	36kbit BRAM block.
4.8	Architecture of the Shiftregister block.
4.9	Data output of the Shiftregister block.
	Data flow within the ACAD correlation module.
	An example of the data handling done by ACAD correlation . For this
4.11	example P bands =4
112	The operations computed by the Elimination core , utilized by both the
4.10	Forward elimination and the Backward elimination block
4 14	Elimination core part one.
	Elimination core part two.
	FSM controlling ACAD inverse shown in Figure 4.12
	FSM controlling Forward elimination.
	The check done in state Check_diagonal_element_is_zero
	Operations done in Swap rows
	Even j write in the Backward elimination state
	Odd j write in the forward elimination state
	FSM controlling Backward elimination.
	Even_j_write in backward elimination.
	Odd j write in backward elimination.
	Odd i start.
	Even i start.
	FSM controlling Last division.
	Showing pipeline operations in the Store correlation matrix and For-
	ward elimination states
4.29	Showing pipeline operations in the Forward elimination and Last division
	states.
4.30	Showing pipeline operations in the Output inverse matrix state
	Estimated execution time for computation of $\tilde{\mathbf{R}}^{-1}(\mathbf{x}_k)$ for an image of size
	1088x576 in seconds
	Dataflow of block Last division using the division operator "/" for divi-
1.02	sion.
4.33	Architecture of block Last division , approximating division with an adap-
1.55	tive number of shifts.
4.34	Architecture of block Last division , computing division using the LUT
	approach
5.1	Shiftregister synthesis results.

LIST OF FIGURES xv

5.2	Architecture of the implemented version of ACAD correlation , without	
	normalization.	71
5.3	Number of synthesized BRAM36E1 and DSP48E1 as a function of P bands	
	for the ACAD correlation block.	72
5.4	Number of synthesized Slice Registers and Slice LUTs as a function of	
	P bands for the ACAD correlation block	72
5.5	The numbers of synthesized Slice Registers and Slice LUTs as a function	
	of P_bands for the ACAD correlation block for $Pixel_data_with = 10$.	73
5.6	Number of BRAMs synthesized for the Inverse block	74
5.7	Numbers of DSP48E1 synthesized for the Inverse block	74
5.8	Numbers of LUTs synthesized for the Inverse block	75
5.9	Numbers of registers synthesized for the Inverse block	75
5.10	Simulation of Shiftregister for $P_bands = 12. \dots \dots$	78
B 1	Two process method	124

List of Tables

3.1	Properties of $SimAviris01$. Row and column locations are location of the
	center pixel in the kernel of size $K \times K$
3.2	LRX results on Hsueh scene.
3.3	LRX detection results on SIM30 30AVIRIS scene
3.4	LRX results on SimAviris01 scene.
3.5	ALRX results on SIM30 30AVIRIS scene
3.6	ALRX results on SimAviris01 scene
3.7	ACAD results on SIM_AVIRIS_30_30 scene
3.8	ACAD results on $SimAviris01$ scene.
3.9	Summary of comparison of anomaly detectors
4.1	States of the inverse FSM
4.2	States of the forward elimination FSM
4.3	States of the backward elimination FSM
4.4	States of the last division FSM
5.1	Timing results for ACAD correlation $Pixel \ data \ width = 16. \dots$
5.2	Timing results for ACAD correlation $Pixel data width = 10. \dots$
5.3	Synthesis results for Zedboard for Last division using the division oper-
	ator "/"

xviii LIST OF TABLES

List of Abbreviations

- ACAD Adaptive Causal anomaly detection
- AD Anomaly detector
- ALRX Adaptive Local RX
- AVIRIS Airborne Visible Infrared Imaging Spectrometer
- BRAM Block RAM
- CLB Configurable Logic Block
- CORDIC COrdinate Rotation DIgital Computer
- DMA Direct Memory Access
- DSP Digital Signal Processor
- FPGA Field-Programmable Gate Array
- FSM Finite State Machine
- GRX Global RX
- HAB Harmful algae bloom
- HSI Hyperspectral imaging
- IP Intellectual Property
- LRX Local RX
- LUT Look-up-table
- MSB Most Significant Bit
- PCA Principal Component Analysis
- RAM Random Access Memory
- RX Reed-Xiaoli
- SIPO Serial-in Parallel-Out
- SNR Signal-to-noise ratio
- SoC System-on-Chip
- TDP True dual port
- WNS Worst Negative Slack
- WSN Wireless sensor node

Also, it is worth mentioning that Zedboard Zynq Evaluation and Development kit will be referred to as Zedboard.

Chapter 1

Introduction

1.1 Motivation

This master thesis is part of the NTNU SmallSat [5] project. One of the projects mission objectives is to use hyperspectral imaging to observe and collect ocean color data, and to detect and characterize spatial extent of algal blooms. A small satellite will be launched in 2020 to be able to meet these objectives. The payload of the satellite will be a 1/3 U push-broom type hyperspectral imager, dedicated to take images of a $30 \times 50 km^2$ area. In regular Red Green Blue (RGB) imaging each of the image pixels is made up of three frequency components that represent the intensities in red, green and blue frequencies respectively. Such a component is referred to as a band. In hyperspectral imaging (HSI), a pixel will typically consist of hundreds to thousands of bands, providing more information than regular images. This information can be used for a lot of different purposes. It can for example be used to detect different materials in an area, by using spectral signatures of materials as identifiers. Figure 1.1 shows the functional concept of HSI.




Figure 1.1: Functional concept of HSI [1].

NTNU SmallSat aims to use this information to detect algae blooms, phytoplankton, oil spills, microplastic and possibly other irregularities or anomalies in the ocean. An anomaly in the context of HSI is a spectral pixel vector that has significant spectral differences from its surrounding background pixels [13]. Detection of harmful algae blooms (HABs) is particularly interesting for the salmon farms located along the coast of Norway, as such blooms can be toxic, even deadly, for the salmon. Algae were most likely the cause of death for 38 000 salmons in southern Troms in September of 2017 [2]. An image of such a bloom can be seen in Figure 1.2. Increasing ocean temperatures as a consequence of global warming may lead to more frequent and intense HABs [14].



Figure 1.2: Image of an algae bloom along the coast of Troms in Norway [2].

Algae will have a spectral signature that are different to the background, which will be ocean water or land. Algae may therefore be considered anomalies.

Anomaly detection may help combat and monitor the challenges faced globally as a consequence of global warming and human pollution. One of these challenges is the vast amount of micro-plastic (plastic particles smaller than 5mm) in the world's oceans. Anomaly detection may be used to detect spots of ocean water having higher density of micro-plastic than the surrounding ocean water, if such spots exist.

1.1. MOTIVATION 3

1.1.1 Main contributions

The main contributions in this thesis are:

- Making a fork of the MATLAB Hyperspectral toolbox. This is used to test high-level models of the considered anomaly detectors (ADs).
- Making models in MATLAB of the Local Reed-Xiaoli (LRX), the Adaptive Causal anomaly detector (ACAD) and the Adaptive Local Reed-Xiaoli (ALRX).
- Developing synthetic images for testing of ADs in MATLAB.
- Testing of ADs on real hyperspectral image data from the Cuprite mining scene.
- Doing an objective review of the considered ADs.
- Proposing hardware implementation of the chosen anomaly detection algorithm, the ACAD algorithm.
- Synthesis and simulation of the ACAD hardware implementation.

1.1.2 Problem statement

The assignment text states that optimization of the Reed-Xiaoli (RX) algorithm should be done. It also states that covariance computation is one of the tasks. As is described in Section 3, the RX algorithm is less suited for implementation in hardware than the ACAD algorithm. As such, this thesis describes an implementation of ACAD instead of RX. ACAD utilizes correlation computing instead of covariance computation. Therefore, this thesis describes implementation of correlation computation.

1.1.3 Master thesis overview

The following chapters in this report describe the implementation of an AD on a Xilinx Kintex-7 FPGA. The AD is made for the SmallSat project [5].

Background theory is presented in Chapter 2. Algorithms considered used for anomaly detection are described in this chapter. This include the RX algorithm, the LRX algorithm, the ACAD algorithm and a proposed AD algorithm by the author, called the ALRX algorithm. Inverse matrix computation is a part of all the considered ADs. Therefore, Chapter 2 also contains theory about inverse computation.

Chapter 3 contains a review of the considered ADs presented in chapter 2. The main object of this review is to provide means to decide which of the considered ADs is most suited for hardware implementation. In this section, tests of the different ADs have been done in MATLAB on synthetic images and on real image data from the Cuprite scene.

In Chapter 4, the proposed hardware implementation of the ACAD algorithm is described. The architecture is presented, along with different design considerations. The architecture is divided into five parts; FSM ACAD, Shiftregister, ACAD inverse, ACAD correlation and dACAD. The FSM ACAD acts as the control logic of the anomaly detector. Shiftregister handles input data from the Cube DMA used by the SmallSat project. Inverse computation is done in ACAD inverse. In ACAD correlation, the correlation matrix computation is done. The dACAD computes the final result of the anomaly detection, and decides if a pixel is anomalous. Implementation of

these blocks are described in this chapter.

Results are presented in Chapter 5. This section contain synthesis results and simulation results.

Chapter 6 is the Discussion section. The results presented in Chapter 5 are discussed, including timing and synthesis results.

Chapter 7 is the Conclusion section. The most important results are presented here. At last, the concluding remarks and recommendations for future work and optimization are given.

In appendix A, the most important MATLAB code used in this thesis is found. Appendix B contain a short description of the VHDL source code, which can be found in C.

Chapter 2

Background theory

2.1 Hyperspectral imaging

Hyperspectral imaging collects information from the electromagnetic spectrum. This information can be utilized for a wide range of application, including anomaly detection.

2.1.1 **AVIRIS**

The Airborne Visible Infrared Imaging Spectrometer (AVIRIS) is a hyperspectral imager launched by NASA. Its main objective is to "identify, measure and monitor constituents of the Earth's surface and atmosphere" [15]. AVIRIS has a spatial resolution of 224 spectral bands. In MATLAB-processing 163 of these bands are used.

2.1.1.1 Cuprite scene

Data from the Cuprite mining district [3] captured by the AVIRIS imager is often used as a benchmark scene for different image processing algorithms, including anomaly detection algorithms. Scene 02 from the Cuprite mining can be seen in Figure 2.1. Twelve different minerals with their respective spectral signature are extracted from the scene [4]. The spectral signatures of the different minerals can be seen in Figure 2.2.




Figure 2.1: Band 220 from the Cuprite scene 02 [3].




Figure 2.2: Spectral signatures of minerals from the Cuprite mining district [4].

2.1.2 NTNU SmallSat project

The hyperspectral imager used in the NTNU SmallSat project has $N_{BANDS}=100$ usable bands. For a generic image cube the number of spectral bands is referred to as P_bands . NTNU SmallSat's imager has a sensor resolution of 2048 x 1088 pixels. The number of effective pixels per row of the image, N_{pixels} , is 578, and the number of pixel rows, N_{rows} , is 1088. A hyperspectral image cube of size $N_{pixels} \times N_{rows} \times P_bands$ can be seen in Figure 2.4. Each of the elements in the cube has a width of $Pixel_data_width$. A generic spectral pixel vector can be seen in Figure 2.3. Figure 2.5 displays the functionality of the hyperspectral imager. The imager captures data one pixel at the time, in a row-wise fashion [5].




Figure 2.3: A spectral pixel vector.




Figure 2.4: Hyperspectral image cube.




Figure 2.5: Push-broom hyperspectral imager mode of operation [5].

2.2 NTNU SmallSat's hardware platform

The NTNU SmallSat's on-board processing system is a Zynq-7000 series System-on-Chip (SoC). The SoC can be divided into two parts: the processing system and the programmable logic. This is illustrated in Figure 2.6. The processing system consists of a dual core ARM Cortex A9, while the programmable logic main processing unit is a Artix-7 or Kintex-7 Series FPGA, depending upon the version of the Zynq-7000 series.




Figure 2.6: Zynq-7000 architecture [6].

In NTNU SmallSat Project, an initial prototype will be developed on a Zynq Zedboard Evaluation and Development kit (from now on referred to as Zedboard), featuring a Zynq-Z7020, which contains an Artix-7 device. Later stage prototypes will feature Zynq-Z7030 or Z-7035. These contain Kintex-7 devices.

The anomaly detection results will be transmitted from the satellite to a ground base station. The data budget for packet transmissions is as given on page 23 in [5].

2.2.1 AXI-Stream

AXI-Stream is a slimmed-down protocol for transfers, without any concept of addresses, where data is moved from one point to another. It is based on the read and write channels in the AXI protocol. As for AXI buses, handshaking signals (**TREADY** and **TVALID**) are used when transferring data.

The Cube Direct Memory Access (DMA) [16] used by NTNU SmallSat utilizes AXI-Stream as the communication protocol between Intellectual Properties (IP). The operating frequency of the AXI-Stream protocol in the NTNU SmallSat project is 100 MHz. The Cube DMA will be interfaced by the anomaly detector.

2.3 Anomaly detection

The process of detecting anomalies in a hyperspectral image is called anomaly detection. For a spectral vector to be considered as an anomaly, it has to be significantly different to its neighboring background. Four issues arising in anomaly detection are [7]:

- Q1: How large should a target be to be considered as an anomaly?
- Q2: How does an anomaly respond to its neighbouring pixels?
- Q3: How sensitive is anomaly detection to noise?
- Q4: How are different anomalies to be detected and classified?

The above issues are important for the choice of anomaly detection algorithm, and will be further discussed in this chapter.

Algorithms used for anomaly detection output a scalar for each pixel in an image indicating the relative probability that the spectral pixel vector is an anomaly. A higher output indicates a higher probability that the pixel vector is an anomaly.

2.3.1 Reed-Xiaoli algorithm

The Reed-Xiaoli (RX) algorithm [17] is one of the most widely used algorithms for anomaly detection in HSI, and it is considered as the benchmark anomaly detection algorithm for hyperspectral data [13].

The RX algorithm was developed to address the scenario where no prior knowledge about the target signatures is available. Assuming that a single pixel target, \mathbf{x} , is the observation test vector, the result of the RX algorithm is given by the filter in equation 2.1;

$$RX(\mathbf{x}) = (\mathbf{x} - \mathbf{u}_b)^T \Sigma^{-1} (\mathbf{x} - \mathbf{u}_b), \tag{2.1}$$

where \mathbf{u}_b is the estimated background clutter sample mean, computed from the set of all pixel vectors in the image (referred to as the *global set*). Σ is the estimated background clutter covariance, estimated on the global set. Since the covariance is computed on the global set of pixels, the HSI needs to collect all data contained in the entire image before the RX AD can start executing. This means that the RX-algorithm does not have the possibility to operate in real-time.

2.3.2 Local RX algorithm

An often used and important variant of the RX algorithm is the local RX (LRX) [9] algorithm. By substituting the sample covariance matrix computed on the global set with the correlation matrix computed on a kernel of size $K \times K$ pixel vectors, it is possible to increase the parallelism of the AD and get near real-time performance. The LRX can be considered as a local AD because each pixel of the image has its own correlation matrix.

Each correlation matrix is computed on a square kernel of size $K \times K$. The result of the LRX AD can be expressed as follows:

$$\delta_K^{LRX}(\mathbf{x}) = \mathbf{x}^T \mathbf{R}_{K \times K}^{-1}(\mathbf{x}) \mathbf{x}, \tag{2.2}$$

where \mathbf{x} is the observation test pixel vector, $\mathbf{R}_{K\times K}$ (\mathbf{x}) is the correlation matrix of pixel vector \mathbf{x} computed on a square kernel of size $K\times K$ containing local neighbouring pixels. See Figure 2.7.




Figure 2.7: Visualization of a kernel of size $K \times K$ used in LRX.

2.3.3 Adaptive Causal anomaly detection

An AD developed to solve the issues of the RX AD is the Adaptive Causal anomaly detection (ACAD) [7]. One issue of the RX algorithm is that previously detected anomalies with strong spectral signatures may have an impact upon the detection of later anomalies, as they might influence what is considered the background, which is shown in [7]. ACAD is adaptive in the way that it builds a map of detected anomalies and removes the previously detected anomaly pixel vectors from the causal sample correlation set.

Another benefit of ACAD relative to RX and LRX is that it might be computed in realtime. This is achieved by using the causal correlation matrix $\mathbf{R}(\mathbf{x}_k)$, presented in equation 2.3:

$$\mathbf{R}(\mathbf{x}_k) = \frac{1}{k} \sum_{i=1}^k \mathbf{x}_i \mathbf{x}_i^T, \tag{2.3}$$

instead of the covariance or the correlation matrix computed on the global or a local set of pixel vectors, as in RX and LRX, respectively. In equation 2.3, \mathbf{x}_k is the observation test pixel vector, and k is the index of the pixel vector currently being processed. The summation in equation 2.3 sums the correlation matrix for the pixel sample vectors \mathbf{x}_1 , \mathbf{x}_k .

To remove the previously detected anomalous pixel vectors from the correlation set, the sample spectral correlation matrix, referred to as the causal anomaly-removed sample

(2.5)

spectral correlation matrix, is presented in equation 2.4 [7]:

$$\tilde{\mathbf{R}}(\mathbf{x}_k) = \mathbf{R}(\mathbf{x}_k) - \sum_{t_j \in \Delta(k)} \mathbf{t}_j \mathbf{t}_j^T,$$
(2.4)

where $\Delta(k)$ is the set of all earlier detected anomalous pixel vectors \mathbf{t}_j prior to the image pixel currently being processed, \mathbf{x}_k . ACAD can then be defined as follows:

$$\delta^{ACAD}(\mathbf{x}_k) = \mathbf{x}_k^T \tilde{\mathbf{R}}^{-1}(\mathbf{x}_k) \mathbf{x}_k.$$

ACAD is a causal filter, meaning that only the pixels previously processed and the current pixel are used for anomaly detection. ACAD computes the causal correlation matrix for the previously captured pixel sample vectors $\mathbf{x}_1, \mathbf{x}_{k-1}$ up to the pixel currently being processed, \mathbf{x}_k , as shown in equation 2.3. This means that ACAD might be implemented in real-time or near real-time, as pixels can be processed as soon as they are captured by the push-broom HSI. ACAD does not need to wait for the entire image to be loaded into memory.

Processing of pixels in ACAD can be visualized in Figure 2.8:




Figure 2.8: Visualizing processing of pixels in ACAD.

 \mathbf{x}_{12} is the pixel currently being processed. The previously captured pixel sample vectors are marked by solid grey lines. Pixels that have not been captured and processed are marked by dashed grey lines.

An anomalous pixel vector has a significant spectral vector difference from its surroundings. Since ACAD is causal, the surroundings are defined as the n_{ACAD} previously processed pixels. ACAD defines the variable u_k , used to evaluate if a pixel vector is anomalous, as shown in equation 2.6:

$$u_k = \frac{1}{n_{ACAD}} \sum_{i=1}^{n_{ACAD}} \delta^{ACAD}(\mathbf{x}_{k-i}). \tag{2.6}$$

In order to classify if a pixel vector is anomalous the variable t_k is introduced, defined in equation 2.7:

$$t_k = \delta^{ACAD}(\mathbf{x}_k) - u_k. \tag{2.7}$$

If t_k is greater than a predetermined value τ , the pixel vector is considered to be an anomaly and added to the set of anomalous targets. If not, it is used in subsequent data processing. The anomaly map created by ACAD is shown in equation 2.8:

$$map_{ACAD}(t_k) = \begin{cases} 1, & \text{if } t_k > \tau \\ 0, & \text{otherwise.} \end{cases}$$
 (2.8)

The four issues labelled Q1, Q2, Q3 and Q4 still remain. For a pixel vector to be considered anomalous it has to be relatively small compared to the size of the image. The relationship between the size of an anomaly and the size of the entire image is β , shown in equation 2.9:

$$\beta = \frac{Image_size}{size_of_anomaly}.$$
 (2.9)

Empirical results show that β will be ≈ 100 [7]. The relationship between β and n_{ACAD} is shown in equation 2.10:

$$n_{ACAD} = \frac{N_PIXELS_TOT}{\beta},$$
(2.10)

where N_PIXELS_TOT is the total number of pixels in the image. In RX and LRX, an earlier detected anomaly with a strong spectral signature may influence the detection of subsequent anomalies, as the anomalies are used for calculation of the correlation or covariance matrix. This is shown in Figure 12 in [7], where an anomaly with a strong spectral signature influences the RX detector to such a degree that it fails to detect four subsequent anomalous pixels. This problem is solved in ACAD by removing previously detected anomalous pixels from the sample spectral correlation matrix, as shown in equation 2.4.

In [7], noise-immunity tests have been done on different ADs, including RX and ACAD. These tests add Gaussian noise with a Signal-to-noise ratio (SNR) of 20:1, 10:1 and 5:1 to a test image. One of the conclusions is that noise has less effects on ACAD compared to the RX detector as shown in Figure 2.9 [7].




Figure 2.9: Results of noise tests [7].

2.3.4 Adaptive Local RX

A modification of the LRX algorithm is the Adaptive Local RX (ALRX) presented by the author. To the author's knowledge, it is not yet described in literature.

ALRX is inspired by the anomaly-map creation and the removal of previously detected anomaly pixel vectors from the causal sample correlation set as done in the ACAD AD. Similarly, ALRX builds an anomaly map and removes previously detected anomaly pixel vectors that are located within the local window from the local sample correlation set. The result of the ALRX AD is shown in equation 2.11:

$$\delta_k^{ALRX}(\mathbf{x}) = \mathbf{x}^T \tilde{\mathbf{R}}_{K \times K}(\mathbf{x})^{-1} \mathbf{x}.$$
 (2.11)

$$\tilde{\mathbf{R}}_{K \times K}(\mathbf{x}) = \mathbf{R}_{K \times K}(\mathbf{x}) - \sum_{t_j \in \Delta(k_{K \times K})} \mathbf{t}_j \mathbf{t}_j^T, \tag{2.12}$$

where $\Delta(k_{K\times K})$ is the set of previously detected anomalous pixel vectors \mathbf{t}_j located within the local window of size $K\times K$ with center in the image pixel vector currently being processed, \mathbf{x} .

2.4 Inverse matrix

The computation of the inverse of a matrix is a part of all the considered ADs. This is a computationally intensive task. There exist multiple algorithms for computing the matrix inverse. One option is to do QR factorization [18], and compute the inverse of QR. In hardware (HW), the QR-factorization is most often computed using Givens rotation enabled by a trigonometric algorithm called COrdinate Rotation DIgital Computer (CORDIC) [19].

Another option is to implement the inverse matrix computation by doing Gauss-Jordan elimination [8]. The Gauss-Jordan elimination is highly parallelizable [8] and less complex than the QR-factorization enabled by CORDIC. A pseudo-code for computing the Gauss-Jordan elimination is shown in Figure 2.10. The Gauss-Jordan elimination can be tiled into three parts: forward elimination, backward elimination and last division, marked by black, red and green squares in Figure 2.10, respectively.

```
row = [0, ..., n-1] // n denotes the size of the square matr
//Forward Elimination to build an upper triangular matrix
for(i = 0; i < n; i + +)
 if(A[row[i]][i] == 0){
   for(j = i + 1; j < n; j + +){
     if(A[row[j]][j]! = 0){
       row [i] = row[j];
       row[j] = row[i]; // This operation is done in parallel wi
       the previous one
       break:
      }end if
    end for
 }end if
if(A[row [i]][i] == 0) error "Matrix is singular";
for(j = i + 1; j < n; j + +){
    A[row[j]] = A[row[j]] - A[row[i]] * (A[row[j]][i]/
   A[row[i]][i];
   \mathbf{A}^{-1}[row[j]] = \mathbf{A}^{-1}[row[j]] - \mathbf{A}^{-1}[row[i]] * (\mathbf{A}[row[j]][i]
   A[row[i]][i]; // This operation is done in parallel with the
   previous one
  }end for
end for
//Backward Elimination to build a diagonal matrix
for(i = n - 1; i > 0; i - -)
 for(j = i - 1; j >= 0; j - -)
   \mathbf{A}[[\text{row}[j]] = \mathbf{A}[[\text{row}[j]] - [\mathbf{A}[[\text{row}[i]] * (\mathbf{A}[[\text{row}[j]][i]/
   \mathbf{A}[[\mathrm{row}[i]][i]);
   A^{-1}[[row[j]] = A^{-1}[[row[j]] - A^{-1}[[row[i]] * (A[[row[j]])]
   [i]/A[[row[i]][i]); // This operation is done in parallel wi
   the previous one
 }end for
 end for
//Last division to build an identity matrix
for(i = 0; i < n; i + +){
    \mathbf{A}^{-1}[row[i]] = \mathbf{A}^{-1}[row[i]] * (1/A[row[i]][i]);
 end for
```

Figure 2.10: Pseudo-code for computing the inverse of a matrix by Gauss-Jordan elimination [8].

2.4.1 Gauss-Jordan elimination

There are three different types of row operations performed on the rows of a matrix in Gauss-Jordan elimination:

- 1. Swap the positions of two rows.
- 2. Multiply a row by a nonzero scalar.
- 3. Adding a scalar multiple of one row to another.

2.4.1.1 Forward elimination

The first part of the Gauss-Jordan elimination reduces the matrix to row echelon form (upper triangular matrix) by using row operations, starting at the topper-most row of the matrix, which is denoted as index zero, and iterating downwards. Two indexes are used, the outer index i and the inner index j. This is shown in Figure 2.11. Forward elimination may use all of the different row operations listed, depending upon the existence of a zero element in the diagonal of the matrix.

```
//Forward Elimination to build an upper triangular matrix
for(i = 0; i < n; i + +){
 if(A[row[i]][i] == 0){
   for(j = i + 1; j < n; j + +){
     if(A[row[j]][j]! = 0){
       row [i] = \text{row}[j];
       row[j] = row[i]; // This operation is done in parallel with
       the previous one
       break;
     }end if
   }end for
 }end if
if(A[row [i]][i] == 0) error "Matrix is singular";
for(j = i + 1; j < n; j + +){
   A[row[j]] = A[row[j]] - A[row[i]] * (A[row[j]][i]/
   A[row[i]][i];
   \mathbf{A}^{-1}[row[j]] = \mathbf{A}^{-1}[row[j]] - \mathbf{A}^{-1}[row[i]] * (A[row[j]][i])
   A[row[i]][i]; // This operation is done in parallel with the
   previous one
 }end for
}end for
```

Figure 2.11: Pseudo-code for computing the forward elimination in Gauss-Jordan elimination [8].

2.4.1.2 Backward elimination

Backward elimination utilizes row operation two and three mentioned in the list on the previous page, in order to create a diagonal matrix. It starts at the bottom of the matrix, denoted index $P_bands-1$ and iterates upwards. Two indexes are used, the outer index i and the inner index j. This is shown in Figure 2.12.

```
//Backward Elimination to build a diagonal matrix  \begin{aligned} &\mathbf{for}(i=n-1;i>0;i--)\{\\ &\mathbf{for}(j=i-1;j>=0;j--)\{\\ &\mathbf{A}[[\mathrm{row}[j]]=\mathbf{A}[[\mathrm{row}[j]]-[\mathbf{A}[[\mathrm{row}[i]]*(\mathbf{A}[[\mathrm{row}[j]][i]/\mathbf{A}[[\mathrm{row}[i]][i]);\\ &\mathbf{A}^{-1}[[row[j]]=\mathbf{A}^{-1}[[row[j]]-\mathbf{A}^{-1}[[row[i]]*(A[[\mathrm{row}[j]][i]/\mathbf{A}[[\mathrm{row}[i]][i]); // This operation is done in parallel with the previous one  \mathbf{end} \mathbf{for} \end{aligned}
```

Figure 2.12: Pseudo-code for computing the backward elimination in Gauss-Jordan elimination [8].

2.4.1.3 Last division

Last division is the last step of the Gauss-Jordan elimination. The last division starts at the topper-most index of the matrix and iterates downwards as shown in Figure 2.13. It creates the matrix A^{-1} by utilizing the second type of row operations. A^{-1} is the inverse matrix of A which fulfills the property $A \times A^{-1} = I$. I is the identity matrix of size $P_bands \times P_bands$ containing zero elements, except for the diagonal of the matrix, which contains ones.

```
//Last division to build an identity matrix \begin{aligned} & \textbf{for}(i=0;\,i< n;\,i++) \{ \\ & \mathbf{A}^{-1}\left[row[i]\right] = \mathbf{A}^{-1}\left[row[i]\right]*(1/\mathrm{A}[\mathrm{row}[i]][i]); \\ & \mathbf{\}end~for} \end{aligned}
```

Figure 2.13: Pseudo-code for computing the last division in Gauss-Jordan elimination [8].

Chapter 3

Review of state of the art anomaly detectors

To evaluate the performance of the ADs considered in this thesis, models of the algorithms described in Section 2.3 were developed in MATLAB, and tested on both hyperspectral image data from the Cuprite site [3] captured by the AVIRIS imager and synthetic images created by the author. The creation of the synthetic images is described in Section 3.1.

The MATLAB hyperspectral toolbox [20] was used for image preprocessing, visualization and for having a good starting point for developing further functionality. The toolbox included an implementation of the RX algorithm. A fork of the toolbox was made, available at [21], to be able to do MATLAB implementations of LRX, ALRX and ACAD in order to evaluate the performance of the ADs. The most important scripts and functions from the forked toolbox are also located in Appendix A.

3.1 Experiments on synthetic images

To make an objective analysis of the considered ADs performance, synthetic hyperspectral images were created. These images contain inserted pixels flagged as anomalies, with known spectral signature and position, to be able to create a reference anomaly map. The anomalies are of various sizes, to test the ADs ability to detect variably sized anomalies. A similar test is also done in [9]. Figure 3.1 [9] shows that the RX (referred to as Global RX (GRX) [9]) algorithm was not able to detect anomalies in the third and four column (anomalous pixels made up of > 50% abundance of the anomaly signature). The LRX exhibits slightly better anomaly detection accuracy in this test.




Figure 3.1: Test of RX (GRX) and LRX algorithms [9].

The purpose of the synthetic images used in this thesis was to provide means for doing objective evaluations of the performance of the considered ADs. Two different metrics are important in order to evaluate the performance of the ADs: $false_anomalies$ and $correctly_predicted_anomalies$. These metrics are defined in equation 3.1 and 3.2;

$$false \ anomalies = predicted \ anomalies - true \ anomalies,$$
 (3.1)

in which $predicted_anomalies$ is the number of predicted anomalies by the anomaly detector and $true_anomalies$ are actual anomalies found by the anomaly detector.

$$correctly_predicted_anomalies = \frac{predicted_anomalies_in_reference_map}{reference_anomalies} \quad (3.2)$$

Parameter predicted_anomalies_in_reference_map is the number of predicted anomalies that are also found in the reference anomaly map. Parameter reference_anomalies is the number of anomalies in the reference anomaly map. These metrics are important as they provide an objective way to evaluate the performance of the ADs, something that can not be done with real hyperspectral image data, unless one possesses a reference anomaly map to the real image data, which the author has not been able to find.

Synthetic images with different sizes and anomaly sizes were created to evaluate the performance of the ADs. Tests were performed to get an objective evaluation of the

considered ADs. To be able to compare to the test done on images with a size of 200×200 as described in chapter 5.5.1 in [10] by Hsueh, this test were mimicked. The synthetic image used in this mimicked test can be seen in Figure 3.2.




Figure 3.2: First class of synthetic images: 200×200 synthetic image with 25 inserted anomaly panels as describe by Hsueh in [10].

Additionally, synthetic images with a size of 30×30 pixels were created with an anomalous panel of size 2×2 inserted into the center of the images. This image scene is labelled $Sim30_30AVIRIS$. The anomalous pixels are pure pixels with a spectral signature of Buddingtonite. These synthetic images has a background consisting of 33% Alunite, 33% Kalonite and 33% Pyrope. Such a generated synthetic image can be seen in Figure 3.3, displaying spectral band 160.




Figure 3.3: Second class of synthetic images: Synthetic 30×30 image with an inserted 2x2 anomalous panel inserted into the center.

A third class of synthetic images with a size of 100×614 pixels was also created, labelled SimAviris01. These images have a background consisting of 33% Alunite, 33% Kalonite and 33% Pyrope. The anomalous pixels are pure pixels with a spectral signature of Buddingtonite, extracted from the Cuprite mining scene [22]. Six different sized anomalous target kernels were made, with a size of 1×1 , 2×2 , 5×5 , 10×10 , 15×15 , 20×20 and 25×25 pixels. Table 3.1 describes the position and size of anomalous areas of SimAviris01.

Table 3.1: Properties of SimAviris01. Row and column locations are location of the center pixel in the kernel of size $K \times K$.

Scene	Row	Column	Anomaly size [pixels x pixels]
SimAviris01	35	50	1x1
SimAviris01	70	50	1x1
SimAviris01	35	100	2x2
SimAviris01	70	100	2x2
SimAviris01	35	150	5x5
SimAviris01	70	150	5x5
SimAviris01	35	250	10x10
SimAviris01	70	250	10x10
SimAviris01	35	350	15x15
SimAviris01	70	350	15x15
SimAviris01	35	450	20x20
SimAviris01	70	450	20x20
SimAviris01	35	550	25x25
SimAviris01	70	550	25x25




Figure 3.4: Expected anomaly map for the third class of synthetic images created.

Since the RX and LRX AD do not build an anomaly map, the author defines anomalous pixels as pixels having a score of $\geq 75\%$ of the maximum value outputted from the RX AD or the LRX AD. This is done in order to be able to set the objective metrics false _anomalies and correctly_predicted_anomalies.

3.1.1 RX detection results

3.1.1.1 Hsueh-mimicked image




Figure 3.5: RX AD result.

Figure 3.6: Generated anomaly map.

Figure 3.7: RX AD test on synthetic image based on Hsueh's description. The map in Figure 3.6 was created to provide a way of computing *false_anomalies* and *correctly_predicted_anomalies*.

For this test, false_anomalies = 0, and correctly_predicted_anomalies = 0.3714. A score of 0.3714 for correctly_predicted_anomalies is reasonable when comparing to the tests done in [9], where no anomalies were detected in the fourth and fifth column, shown in Figure 3.1. As can be seen in 3.7, the RX detector is not able to detect the smallest anomalous targets, which leads to the poor score.

3.1.1.2 Sim30_30AVIRIS scene




Figure 3.8: RX AD results for the Sim30 30AVIRIS scene.

The RX detector performs well for the $Sim30_AVIRIS$ scene, which can be seen in Figure 3.8. Parameter $false_anomalies = 0$ and $correctly_predicted_anomalies = 1$ for this test.

3.1.1.3 Sim Aviris01 scene




Figure 3.9: RX AD results for the $Sim_Aviris01$ scene.

The RX detector performs well for the $Sim_Aviris01$ scene. RX AD results, shown in Figure 3.9, are quite similar to the expected anomaly map, shown in Figure 3.4. $false_anomalies = 0$ and $correctly_predicted_anomalies = 1$ for this test.

3.1.2 LRX detection results

LRX was tested for different kernel sizes K=[5, 10, 15, 20, 23, 25 and 30]. These values were chosen as [9] tested LRX and optimized the value K empirically, in the range of K=[3,30].

3.1.2.1 Hsueh mimicked image

K	$false_anomalies$	$ correctly_predicted_anomalies $
5	967	0.0429
10	62	0.1143
15	58	0.1714
20	50	0.2857
23	46	0.4782
25	34	0.5143
30	38	0.4571

Table 3.2: LRX results on Hsueh scene.

The LRX yields better results for $correctly_predicted_anomalies$ on the Hsueh test than the RX AD with a top score of 0.5143 for kernel size K=25. It does however have a higher number of $false_anomalies$, with the best score of 34.

3.1.2.2 Sim30 30AVIRIS scene

$K \mid$	$false_anomalies$	$ correctly_predicted_anomalies $
5	12	0.33
10	0	1
15	0	1
20	0	1
23	0	1
25	0	1
30	0	1

Table 3.3: LRX detection results on SIM30-30AVIRIS scene.

LRX performs well for the $Sim30_30AVIRIS$ scene, and yields perfect results for K>=10, as shown in Table 3.3.

3.1.2.3 SimAviris01

K	$ false_anomalies $	$correctly_predicted_anomalies$
5	703	0.3562
10	2584	0.5106
15	2247	0.5621
20	2167	0.5710
23	1379	0.6737
25	1126	0.7192
30	1056	0.7208

Table 3.4: LRX results on SimAviris01 scene.

Table 3.4 shows that the LRX AD struggles more on the SimAviris01 scene. The LRX produces a significant number of $false_anomalies$, with a score of 1379 and 1126 for kernels sizes K of 23 and 25 respectively. The best score for $correctly_predicted_anomalies$ is 0.7208 for K=30.

3.1.3 ALRX detection results

The threshold τ used in the ALRX algorithm was tested in range [0.5, 100]. The values of τ yielding best results for K are presented in Table 3.5 and 3.6. The results gathered from the ALRX detection are worse than those for RX, LRX and ACAD. The work done on improving the algorithm was stopped to be able to prioritize hardware implementation of an anomaly detector.

3.1.3.1 *SIM*30 30*AVIRIS*

au	K	$\ \ false_anomalies$	$ correctly_predicted_anomalies $
3.5	5	50	0
3.5	10	46	0
90	15	0	0.5
90	20	0	0.5
90	23	0	0.5
90	25	0	0.5
90	30	0	0.5

Table 3.5: ALRX results on SIM30 30AVIRIS scene.

3.1.3.2 SimAviris01

au	$\mid K$	$false_anomalies$	$ correctly_predicted_anomalies $
3.5	5	4760	0.3447
3.5	10	2953	0.1553
3.5	15	2871	0.1252
3.5	20	2985	0.0888

Table 3.6: ALRX results on SimAviris01 scene.

3.1.4 ACAD

The ACAD algorithm was extensively tested by Hsueh $et\ al\ [10]$. In this thesis, ACAD was tested on the $SIM_AVIRIS_30_30$ scene and the SimAviris01 scene, to be able to do a comparison to the other ADs performances.

3.1.4.1 *SIM_AVIRIS_* 30_ 30

au	$false_anomalies$	$ \; correctly_predicted_anomalies \;$
0.1	8	0.33
0.3	6	0.4
0.5	4	0.5
0.7	2	0.6667
0.8	1	0.25
0.9	0	0
1	0	0

Table 3.7: ACAD results on SIM AVIRIS 30 30 scene.

Table 3.7 shows that ACAD yields poorer results than both RX and LRX for the $SIM_AVIRIS_30_30$ scene. The best performance of ACAD is for $\tau=0.7$, resulting in false anomalies = 2 and correctly predicted anomalies = 0.667.

3.1.4.2 SimAviris01

au	$false_anomalies$	$ \ correctly_predicted_anomalies $
0.1	552	1
0.2	491	1
0.3	429	1
0.4	368	1
0.5	306	0.6727
0.6	245	0.3457
0.7	184	0.1685
0.8	122	0.0631
0.9	61	0.0420
1	0	0

Table 3.8: ACAD results on SimAviris01 scene.

Table 3.7 shows that ACAD is able to accomplish a score of 1 for correctly_predicted_anomalies, but produces a high number of false_anomalies. The best performance of the ACAD for this scene is for τ =0.4, yielding correctly_predicted_anomalies = 1 and false_anomalies = 368, which is better than the results accomplished by the LRX detector on this scene.

3.2 Testing on real image data

The ADs considered in this thesis were tested on hyperspectral image data from the Cuprite mining area captured by the AVIRIS hyperspectral camera to evaluate their performance. Band 220 from Cuprite scene 02 can be seen in Figure 3.10. As no reference anomaly map for this data has been found, it is not possible to calculate <code>false_anomalies</code> and <code>correctly_predicted_anomalies</code>. The real image data provides a subjective method of evaluating the performance of the ADs.




Figure 3.10: Band 220 from the Cuprite scene 02[3].

3.2.1 RX

Figure 3.11 shows the result of the RX AD on the Cuprite scene 02. A higher score indicates a higher likelihood for the pixel being anomalous.



Figure 3.11: Result from RX AD on Cuprite image data.

3.2.2 LRX

Figure 3.12 shows the result of the LRX AD on the Cuprite scene 02. K=23 was chosen due to the results presented in Table 3.4 and the evaluation done in [9], which concluded that K=23 yielded the best trade-off between detection accuracy and computational burden.




Figure 3.12: Result from LRX AD with a kernel size of K=23 on Cuprite image scene 02.

3.2.3 ACAD

The resulting anomaly map from ACAD AD on the Cuprite scene 02 is shown in Figure 3.13. τ is set to 250. The anomaly map is overlayed over Figure 3.10.




Figure 3.13: Anomaly map created by ACAD (yellow dots) overlayed over Figure 3.10.

3.2.4 Choice of anomaly detector algorithm

Table 3.9 summarizes the comparison of the different AD	Table 3.9	summarizes	the	comparison	of	the	different	ADs
---	-----------	------------	-----	------------	----	-----	-----------	-----

AD	false_anomalies (best performance)	$\begin{array}{c} correctly_predicted_\\ anomalies \\ (best performance) \end{array}$	Performance on real data	Possibility of implementing in real time
RX	$ \begin{aligned} & \text{Hsueh: 0} \\ & SIM30_30AVIRIS: 0 \\ & Sim_Aviris01: 0 \end{aligned} $	Hsueh: 0.3714 $Sim30_30AVIRIS$: 1 $Sim_Aviris01$: 1	Figure 3.11	Low. Need global covariance matrix before computing inverse.
LRX	Hsueh: 50 $SIM30_30_AVIRIS: 0$ SimAviris01:1056	Hsueh: 0.5143 $SIM30_30_AVIRIS: 1$ SimAviris01: 0.7208	Figure 3.12	Medium. Need to wait for a window of size $K \times K$ to be captured by the imager before processing can start.
ALRX		Hsueh:- $SIM30_30_AVIRIS: 0.5$ $SimAviris01: 0.3447$	-	Medium. Need to wait for a window of size $K \times K$ to be captured by the imager before processing can start.
ACAD		Hsueh:- $SIM30_30_AVIRIS: 0.667$ $SimAviris01: 1$	Figure 3.13	High. Pixels can be processed as soon as they are captured by the imager

Table 3.9: Summary of comparison of anomaly detectors.

Other metrics are also important to consider in order to choose the best AD for implementation in HW. The ACAD and the ALRX algorithms are beneficial with regards to data transmission requirements as they build a binary anomaly map of size $N_{pixels} \times N_{rows}$ which may be transmitted, as opposed to the RX and LRX algorithms which produce output results of size $Pixel_data_width \times 2 \times N_{pixels} \times N_{rows}$. If the result from the AD is to be transmitted via radio to a ground station, this will become an important consideration as the transmission layer is usually the most power-hungry layer in wireless sensor nodes (WSN) [11]. One example of this is shown in Figure 3.14 [11]:




Figure 3.14: Power consumption in a WSN [11].

In Figure 3.14, the different states of operation of the WSN and the operation state power consumption are shown. The two states "Send" and "Receive" consume most and third-most power respectively. These states are part of the transmission layer in a WSN. A satellite may also be considered as a WSN as it is wireless and connected via a radio link to a ground station.

The ACAD algorithm's causality and the use of correlation matrix makes it easier to process in real-time compared to the LRX and GRX algorithms. ACAD can immediately start processing when the first pixel is captured. RX, utilizing the global covariance matrix, can not start computing the global covariance matrix until the entire image is captured by the hyperspectral imager. LRX needs an image tile of size $K \times K$ to be captured by the imager before computation of the local correlation matrix can start.

Chan et al. [7] conclude that ACAD has advantages over the RX AD in several ways. It can be processed in real time. "It detects various anomalies regardless of whether they are of the same type or distinct types" [7]. The findings in [7] and the above comparison made by the author lead to the ACAD algorithm being chosen as the AD for implementation in HW.

Chapter 4

Proposed hardware implementation

The following chapter describe the proposed implementation of the Adaptive Causal anomaly detection (ACAD) algorithm on a Zynq Z-7030 or Z-7035 device, used by the NTNU Smallsat project. The fact that the initial prototype of the ACAD algorithm is to implemented on the Zedboard and Development kit (referred to as Zedboard) is taken into account.

4.1 Memory considerations

As the ACAD AD is to be implemented on a Zynq Z-7030 or Z-7035 device, care must be taken in the design process regarding the logic and memory usage. The hyperspectral pixel data inputted to the AD might have number of spectral bands, $P_bands = N_{BANDS}$, depending upon if preprocessing steps such as Principal Component Analysis (PCA) is done on the image cube. $Pixel_data_width$ is the data width per spectral band of the input pixel to the AD. This will be up to 16 bit in the SmallSat project. The large size of P_bands and $Pixel_data_width$ make memory usage an important consideration.

4.1.1 Storing and updating matrices in ACAD

The ACAD algorithm requires storage of the following matrices: $\mathbf{R}(\mathbf{x}_k)$, $\tilde{\mathbf{R}}(\mathbf{x}_k)$ and $\sum_{t_j \in \Delta(k)} \mathbf{t}_j \mathbf{t}_j^T$. Additionally, the matrices A and A^{-1} used in Gauss-Jordan elimination as shown in Figure 4.1 must be stored in memory. These matrices have a size of $P_bands \times P_bands$, with matrix elements of size $Pixel_data_width \times 2$.

```
A[row[j]] = A[row[j]] - A[row[i]] * (A[row[j]][i]/
A[row[i]][i]);

\mathbf{A}^{-1}[row[j]] = \mathbf{A}^{-1}[row[j]] - \mathbf{A}^{-1}[row[i]] * (A[row[j]][i]/
A[row[i]][i]); // This operation is done in parallel with the
```

Figure 4.1: Matrix A and A^{-1} used in Gauss-Jordan elimination.

Storing and updating matrices of size $P_bands \times P_bands$ with matrix elements of size $Pixel_data_width \times 2$ require a lot of memory resources. One of the matrices is the causal correlation matrix $\mathbf{R}(\mathbf{x}_k)$. Update of this matrix needs to be done for each pixel in the image, and the memory used for this operation is therefore important in order to make the AD real-time. As $\mathbf{R}(\mathbf{x}_k)$ is the product of $\mathbf{x} \times \mathbf{x}^T$, the resulting data width will be $2 \times Pixel_data_width$. For $Pixel_data_width = 16$, using spectral information from all N_{BANDS} would require $P_bands \times P_bands \times 32 = 100 \times 100 \times 32$ bit = 320kbit of memory storage.

There exist two alternatives for storage of all this information on the Field-Programmable Gate Array (FPGA) in the Zynq device: storing it in block RAM (BRAM) or in registers. The initial prototype for the SmallSat project will be developed on the Zedboard. Later stage prototypes will contain the Zynq Z-7030 or the Zynq Z-7035. The FPGAs contain the memory resources as shown in Figure 4.2. The Z-7030 and the Z-7035 contain 265 and 500 36kbit BRAM blocks respectively. The number of DSP Slices is 400 for the Z-7030 and 900 for the Z-7035.

Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
Part Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100
Xilinx 7 Series Programmable Logic Equivalent	Artix®-7 FPGA	Artix-7 FPGA	Artix-7 FPGA	Artix-7 FPGA	Artix-7 FPGA	Artix-7 FPGA	Kintex®-7 FPGA	Kintex-7 FPGA	Kintex-7 FPGA	Kintex-7 FPGA
Programmable Logic Cells	23K	55K	65K	28K	74K	85K	125K	275K	350K	444K
Look-Up Tables (LUT	3) 14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400
Flip-Flops	28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800
Block RAM (# 36 Kb Blocks)	1.8 Mb (50)	2.5 Mb (72)	3.8 Mb (107)	2.1 Mb (60)	3.3 Mb (95)	4.9 Mb (140)	9.3 Mb (265)	17.6 Mb (500)	19.2 Mb (545)	26.5 Mb (755)
DSP Slices (18x25 MACCs)	66	120	170	80	160	220	400	900	900	2,020
(18x25 MACCs) Peak DSP Performance (Symmetric FIR)	73 GMACs	131 GMACs	187 GMACs	100 GMACs	200 GMACs	276 GMACs	593 GMACs	1,334 GMACs	1,334 GMACs	2,622 GMACs

Table 1: Zynq-7000 and Zynq-7000S All Programmable SoCs (Cont'd)

Figure 4.2: Zynq memory resources [12].

4.1.1.1 Using registers

The Zynq Z-7030 and the Zynq Z-7035 contain 157, 200 and 343, 800 flip flops (registers), respectively. By using equation 4.1:

$$max_bands = \sqrt{\frac{number_of_registers}{2 \times Pixel_data_width \times number_of_matrices}}, \tag{4.1}$$

.

it is possible to do an estimation of the maximum value of P_bands if using registers for storage of the matrices. Parameter $number_of_registers$ is the total number of registers (flip flops) available in the device. $number_of_matrices$ is the number of matrices of size $P_bands \times P_bands$ with matrix elements of size $Pixel_data_width \times 2$ that need to be stored in memory. max_bands is the maximum number of P_bands for the matrices used in ACAD. As the ACAD algorithm needs to store five matrices, $number_of_matrices = 5$, which yields $max_bands = [31, 46]$ for the Z-7030 and Z-7035 respectively.

However, using this amount of registers is unrealistic as it leaves no registers free for other use in the design. As the AD implemented in this thesis is a part of a larger processing pipeline, it is not acceptable to use all of the available registers. Assuming that it is acceptable to use 15% of the available registers, the number of spectral bands that can be used is 12 and 17 for the Zynq Z-7030 and the Zynq Z-7035 respectively. Dimensional reduction to reduce P_bands from 100 to 12 or 17 can be done through pre-prossesing of the data by for example PCA. The benefit of using registers to store matrices is the ability of instantaneous update.

4.1.1.2 Using BRAM

The Z-7030 and the Z-7035 contain 265 and 500 36kbit BRAM - blocks respectively. In order to store the largest matrix of 320kbit, a minimum of nine BRAM blocks are needed. Each 36 kbit BRAM block consists of two 18 kbit BRAM blocks. In true dual port (TDP) mode [23], it is possible to do two writes and two reads per 36kbit BRAM per clock cycle, with each write and read being maximum 36 bits. BRAMs in TDP mode have only one address input, the same address for reads and writes. This makes it hard to use for the correlation module as the ACAD correlation needs to read previously stored data from the BRAM before writing to the same address. Therefore, it is necessary to have a separate read and write address. By inferring two separate Simple Dual Port (SDP) 18kbit BRAMs, by the code shown in Listing 4.1, it is possible to get two writes and two reads per cycle per 36kbit BRAM, with separate read and write addresses.

Listing 4.1: Code for inferring a SDP 18 kbit BRAM.

```
library IEEE;
use IEEE.STD LOGIC 1164. all;
entity block ram is
  generic (
    B RAM SIZE
                     : integer := 100;
    B RAM BIT WIDTH: integer := 32
    );
  port (
                         std logic;
    clk
                   : in
    aresetn
                    in
                         std logic;
                         std logic vector (B RAM BIT WIDTH-1 downto 0);
    data in
                     in
    write enable
                         std logic;
                   : in
    read enable
                         std logic;
                   : in
    read address
                         integer range 0 to B RAM SIZE-1;
                   : in
    write address: in
                         integer range 0 to B RAM SIZE -1; — added
                   : out std logic vector (B RAM BIT WIDTH-1 downto 0)
    data out
    );
end block ram;
architecture Behavioral of block ram is
```

```
type bus_array is array(0 to B RAM SIZE-1) of
                         std_logic_vector(B RAM BIT WIDTH-1 downto 0);
  signal b ram data: bus array;
begin
  process (clk)
  begin
    if (rising edge(clk)) then
      if (write_enable = '1') then
        b ram data(write address) <= data in;
      end if;
    end if;
  end process;
  process (clk)
  begin
    if (rising_edge(clk)) then
      if (read enable = '1') then
        data out <= b ram data(read address);
      end if;
    end if;
  end process;
end Behavioral;
```

To be able to evaluate if it is possible to store a matrix of size $P_bands \times P_bands$ with matrix elements of size $Pixel_data_width \times 2$ in BRAM, with acceptable update characteristics, the time spent updating $\tilde{\mathbf{R}}(\mathbf{x}_k)$ has been used as a benchmark. Equation 4.2 shows the calculation of number of clock cycles needed to update $\tilde{\mathbf{R}}(\mathbf{x}_k)$ of size $P_bands \times P_bands$, $n_clk_update_corr_BRAM$:

$$n_clk_update_corr_BRAM = \frac{P_bands \times P_bands}{2 \times N \quad bram \quad correlation}. \tag{4.2}$$

The update is done for each pixel in the image. $N_bram_correlation$ is the number of 36 kbit BRAMs used to store $\tilde{\mathbf{R}}(\mathbf{x}_k)$. The total time spent updating $\tilde{\mathbf{R}}(\mathbf{x}_k)$ for the entire image is given by equation 4.3:

$$clk_corr_image_BRAM = N_pixels \times N_rows \times n_clk_update_corr_BRAM.$$
(4.3)

Updating a matrix with $P_bands = 100$ using nine BRAMs would require 556 clock cycles. For the entire image, having $N_pixels = 578$ and $N_rows = 1088$, the total amount of clock cycles spent updating the correlation matrix would be 349,648,384. At a target clock frequency of 100 MHz this would require 3.49648 seconds.

Figure 4.3 shows the estimated total time spent updating $\tilde{\mathbf{R}}(\mathbf{x}_k)$ for an image of $N_rows = 1088 \times N_pixels = 578$, with a target clock frequency of 100 MHz, plotted as a function of $N_bram_correlation$. The BRAMs are assumed written to in parallel. Figure 4.3 is plotted for $P_bands = [20, 30, 40, 50, 60, 70, 80, 90, 100]$.




Figure 4.3: Estimated time spent updating $\tilde{\mathbf{R}}(\mathbf{x}_k)$.

As shown in Figure 4.3, the time spent updating $\mathbf{R}(\mathbf{x}_k)$ can be reduced by increasing $N_bram_correlation$. One column of $\tilde{\mathbf{R}}(\mathbf{x}_k)$ will maximum contain $100 \times 32 = 3200$ bit of data. By setting $N_bram_correlation = P_bands$ it is possible to store one column of the correlation matrix in each BRAM, and enable writing of P_bands number of columns at the same time. As it is possible to write two 32 bit elements per cycle for each 36 kbit BRAM block, the total correlation matrix update time per pixel is $\frac{P_bands}{2}$. Storing one column in each 36 kbit BRAM block simplifies the control logic while achieving an acceptable trade-off between speedup as a function of the number of BRAMs used and resources used.

In order for each of the inner-most for-loops in Figure 2.10 to be executed within one clock cycle, it is possible to determine the maximum memory requirements of the Gauss-Jordan elimination. The maximum memory requirement of the Gauss-Jordan elimination is when executing the operations showed in Figure 4.4.

```
row [i] = \text{row}[j];
row[j] = \text{row}[i]; // This operation is done in parallel with the previous one
```

Figure 4.4: Maximum memory accessing requirement by the Gauss-Jordan elimination.

The operations shown in Figure 4.4 need to swap two rows of A. By choosing to have P_bands number of 36 kbit BRAMs for storage of A and A^{-1} it is possible to write and read two rows of each matrix per clock cycle, and thereby execute the operations shown in Figure 4.4 in one clock cycle.

The Zynq-Z7030 and the Zynq-Z7035 contain 265 and 500 BRAM blocks respectively. By utilizing P_bands to store each of the five matrices, this means maximum P_bands will be 53 for the Z7030 and 100 for the Z7035.

 $\tilde{\mathbf{R}}(\mathbf{x}_k)$ is written to $N_bram_correlation$ in parallel, where the leftmost column (column zero) of $\tilde{\mathbf{R}}(\mathbf{x}_k)$ is written to BRAM_0, column one to BRAM_1, ... and column P_bands-1 to BRAM_P_bands-1. For each 36 kbit BRAM, two 18kbit BRAM blocks are accessed, one for even row indices of the column and one for odd row indices of the column. In Figure 4.5, the addressing scheme for each 36kbit BRAM is presented, exemplified by BRAM_0 and BRAM_P_bands-1. As shown in the figure, elements of column zero are stored in BRAM_0, while elements of column P_BANDS-1 are stored in BRAM_P bands-1.




Figure 4.5: BRAM addressing scheme for storage of matrices utilized by ACAD. One column of the matrix is stored per 36kbit BRAM.

By using the same addressing logic for $\mathbf{R}(\mathbf{x}_k)$, $\sum_{t_j \in \Delta(k)} \mathbf{t}_j \mathbf{t}_j^T$, A and A^{-1} as for $\tilde{\mathbf{R}}(\mathbf{x}_k)$, the control logic of the design is simplified.

Figure 4.6 shows a 36 kbit BRAM block used in the design and the dataflow within.





Figure 4.6: BRAM hierarchy, showing two 18kbit BRAM blocks contained within one 36kbit BRAM block.

BRAM_X_EVEN contains even row index elements for column X. BRAM_X_ODD contains odd row index elements of the same column. The width of the addresses WRADDR and RADDR will be $log_2(\frac{P-bands}{2})$. This is because a maximum of $\frac{P-bands}{2}$ addresses is needed as one 36kbit BRAM contains two 18kbit BRAM blocks, storing even and odd indexes of the column as shown in Figure 4.5. This means half the column is stored in the BRAM_X_EVEN and the other half in the BRAM_X_ODD.

4.2 Proposed implementation

The top level architecture of the ACAD Anomaly detector is presented in Figure 4.7. It consists of five blocks: **FSM ACAD**, **Shiftregister**, **ACAD correlation**, **ACAD inverse** and **dACAD module**. The matrices $\mathbf{R}(\mathbf{x}_k)$, $\sum_{t_j \in \Delta(k)} \mathbf{t}_j \mathbf{t}_j^T$, A, A^{-1} and $\tilde{\mathbf{R}}(\mathbf{x}_k)$ are all stored in BRAM. The ACAD anomaly detector interfaces the Cube DMA [16] via an AXI-Stream interface. The output of the ACAD anomaly detector, anomaly map, is a binary anomaly map.



The **Shiftregister** is a Serial-in Parallel-Out (SIPO) shiftregister which interfaces the SmallSat's Cube DMA. It is AXI-Stream compatible. 64-bit data is shifted in per clock cycle. For $Pixel_data_width$ of 16, four bands are shifted in per cycle. When a complete pixel is shifted in, it is sent to **ACAD correlation**, which computes the matrix $\tilde{\mathbf{R}}(\mathbf{x}_k)$. After $\tilde{\mathbf{R}}(\mathbf{x}_k)$ is computed, it is sent to **ACAD inverse**. Two rows of $\tilde{\mathbf{R}}(\mathbf{x}_k)$ are outputted per clock cycle to **ACAD inverse**, which computes $\tilde{\mathbf{R}}^{-1}(\mathbf{x}_k)$.

Two rows of $\tilde{\mathbf{R}}^{-1}(\mathbf{x}_k)$ are then sent to the **dACAD module** per clock cycle. This block computes δ^{ACAD} , as given by:

$$\delta^{ACAD}(\mathbf{x}_k) = \mathbf{x}_k^T \tilde{\mathbf{R}}^{-1}(\mathbf{x}_k) \mathbf{x}_k. \tag{4.4}$$

 u_k and t_k are calculated in this block to decide if the pixel is anomalous. A binary anomaly map is created. When all pixels have been processed, the generated anomaly map is outputted and the ACAD anomaly detection is finished.

The **FSM_ACAD** block controls the state of the ACAD anomaly detector. It chooses which of the blocks should have its clock enabled and controls the general behaviour of the anomaly detector.

4.3 Shiftregister

The width of the data input to **Shiftregister** is 64, while the width of the output is $P_bands \times Pixel_data_width \times 2$. **Shiftregister** is designed to function for P_bands dividable by four, i.e. the remainder of $modulo(\frac{P_bands}{4})$ is zero. Figure 4.8 shows the architecture of **Shiftregister**, while the output of **Shiftregister** is shown in Figure 4.9.




Figure 4.8: Architecture of the Shiftregister block.

The depth of **Shiftregister** is $\frac{P_-bands}{4}$. The **Counter and control** block in Figure 4.8 controls the shiftregister. It counts the number of shifts executed with the counter

 $count_number_of_shifts$. For each clock cycle that valid data is inputted from the Cube DMA, $count_number_of_shifts$ increments. When P_bands shift operations have been executed, valid is asserted and $data_out$ is sent to **ACAD correlation**. $data_out$ will be a $P_bands \times Pixel_data_width$ wide signal. The signal $data_out$ is shown in Figure 4.9 for $Pixel_data_width = 16$.




Figure 4.9: Data output of the Shiftregister block.

4.4 ACAD correlation

The **ACAD** correlation, as shown in Figure 4.7, computes the causal correlation matrix:

$$\mathbf{R}(\mathbf{x}_k) = \frac{1}{k} \sum_{i=1}^k \mathbf{x}_i \mathbf{x}_i^T. \tag{4.5}$$

ACAD correlation is designed for an even number of P_bands . If an odd number of P_bands is used, a band with zero values has to be inserted or the matrix needs to be re-scaled to an even number of P_bands before inputting to the **ACAD** correlation.

Data flow and architecture of **ACAD** correlation can be seen in Figure 4.10.




Figure 4.10: Data flow within the ACAD correlation module.

The dotted squares mark one correlation sub-module. One correlation sub-module computes two elements of $\tilde{\mathbf{R}}(\mathbf{x}_k)$. P_bands correlation sub-modules are synthesized in the design. Input signal din is a $P_bands \times Pixel_data_width$ wide bus. It is sent from the **Shiftregister** block and contains data from one pixel vector. Signal b_shift_k is sent from **FSM ACAD** and indicates the number of shift operations to be done by the **Normalize by k** blocks.

The elements from the previously computed $\tilde{\mathbf{R}}(\mathbf{x}_{k-1})$, $prev_a02_e/o_x$, are stored in BRAMs. In the signals $prev_a02_e/o_x$, e/o marks that it is for an even or odd element, and x is the column index of the element computed. $prev_a02_e/o_x$ are added to the output of the multipliers before being normalized by the block **Normalize by k**.

The block **Normalize by k** approximates the operation of multiplying the result after addition with $\frac{1}{k}$, where k is the index of the currently processed pixel. This block performs a right hand shift operation, dependent upon k. The architecture and functionality of **Normalize by k** is further described in section 4.4.1. The outputs of the **Normalize by k** blocks drive the output signal *dout* and the data inputs of the BRAMs. Signal *dout*, marked by red, is a $P_bands \times Pixel_data_width \times 2 \times 2$ wide bus containing two rows of $\tilde{\mathbf{R}}(\mathbf{x}_k)$.

Figure 4.11 shows an example of the operations done by the **ACAD correlation** block, and how the results are stored in BRAMs. In this example, din is a spectral pixel vector with P bands = 4. din.' is the transposed vector of din.




Figure 4.11: An example of the data handling done by **ACAD correlation**. For this example $P_bands = 4$.

The yellow blocks in Figure 4.11 are blocks that are executed, utilized or written to within the first clock cycle. In the first clock cycle, a_01 and b_01 are set to the first and second element of the input signal din. These elements have a width of $Pixel_data_width$. a_01 in this cycle is $din[Pixel_data_width-1:0]$ and b_01 is $din[Pixel_data_width \times 2 -1 : Pixel_data_width]$. Each of the sub-modules shown in Figure 4.10 computes two elements of $\tilde{\mathbf{R}}(\mathbf{x}_k)$ before inputting the results to BRAMs. Sub-module 0 computes column zero, which is written to BRAM $_0_36$ kbit, sub-module 1 computes column one, which is written to BRAM $_1_36$ kbit, ..., while sub-module $P_bands-1_36$ kbit computes column $P_bands-1$, which is written to $BRAM_P_bands-1_36$ kbit. Figure 4.11 illustrates these operations. The rhs operation is a right shift operation by b_shift_k spaces.

The blue blocks in Figure 4.11 are blocks that are executed, utilized or written to within the second clock cycle. a_01 in this cycle is $din[Pixel_data_width \times 3-1: Pixel_data_width \times 2]$ and b_01 is $din[Pixel_data_width \times 4-1: Pixel_data_width]$

 \times 3].

4.4.1 Normalizing with k

The **Normalizing with k** block approximates the operation of multiplying $\sum_{i=1}^k \mathbf{x}_i \mathbf{x}_i^T$ with $\frac{1}{k}$, where $k = [1,2,3...,N_PIXELS_TOT]$ is the index of the pixel currently being processed. N_PIXELS_TOT is the total amount of pixels in the hyperspectral image, $N_PIXELS_TOT = N_{rows} \times N_{pixels}$. Due to division being an operation that is computationally intensive, a shifting approach is proposed instead of doing actual division by utilizing the division operator "/".

Doing shifting instead of actual division will lead to a precision error for k that is not power of two.

The signal b_shift_k shown in Figure 4.10 is the number of shifts that best approximates the division $\frac{1}{k}$. The signal is driven by **FSM ACAD** and inputted to **ACAD** correlation.

The author propose to store an array called $b_shift_k_array(k)$ in LUTs. $b_shift_k_array(k)$ contains the best shifting approximation for pixel indexes $k=[1,2,3...N_PIXELS_TOT]$. The array can be generated by the MATLAB-script shown in Listing 4.2.


Listing 4.2: Code for creating the array b shift k array.

```
clear; clc;
N pixels = 578;
N \text{ rows} = 1088;
N PIXELS TOT = N pixels*N rows;
b shift k array = zeros(1,N PIXELS TOT);
file = fopen('b shift array.txt', 'w');
for k = 1: N PIXELS TOT
    if mod(k,2) == 0
        % k is power of two
        b shift k array(k) = log2(k); % Number of shifts is log2(k)
    else
        b_shift_k_array(k) = ceil(log2(pow2(floor(log2(k)))));
    end
    fprintf(file, '%d,\n',round(b shift k array(k)));
end
fprintf('\n');
fclose (file);
```

4.5 Inverse computation

Due to its low complexity, the Gauss-Jordan elimination was chosen for implementation of inverse matrix computation.

The top level architecture of **ACAD** inverse is presented in Figure 4.12. This is an implementation of the Gauss-Jordan elimination shown in Figure 2.10. **ACAD** inverse interfaces **ACAD** correlation. The outputs from **ACAD** inverse are sent to **dACAD**.



The Forward elimination, Backward elimination and Last division execute the operations done in the forward elimination, backward elimination and last division part of Gauss-Jordan elimination as described in Section 2.4.1, with an exception to the operations shown in Figure 4.13. These operations are part of both the forward elimination and backward elimination blocks in the Gauss-Jordan inverse. They are therefore put in an external process, called **Elimination core**. A and A_inv are two arrays of BRAM36 of size P_bands , in which A and A^{-1} are stored.

```
\begin{aligned} &\mathbf{A}[\mathrm{row}[j]] = \mathbf{A}[\mathrm{row}[j]] - \mathbf{A}[\mathrm{row}[i]] * (\mathbf{A}[\mathrm{row}[j]][i] / \\ &\mathbf{A}[\mathrm{row}[i]][i]); \\ &\mathbf{A}^{-1}[row[j]] = \mathbf{A}^{-1}[row[j]] - \mathbf{A}^{-1}[row[i]] * (\mathbf{A}[\mathrm{row}[j]][i] / \\ &\mathbf{A}[\mathrm{row}[i]][i]); \text{ } / \text{This operation is done in parallel with the previous one} \end{aligned}
```

Figure 4.13: The operations computed by the Elimination core, utilized by both the Forward elimination and the Backward elimination block.

4.5.1 Elimination core

Elimination core is utilized by both Forward elimination and Backward elimination. Its input are driven by Forward elimination or Backward elimination, depending upon which of the states in FSM inverse that are active (states are presented in Section 4.5.2). Elimination core does not use the division operator "/" to compute division, but rather use a combination of the LUT approach and the adaptive-shifting approach. See Section 4.5.9 for more details about these approximations to division.

The architecture of **Elimination core** can be seen in Figure 4.14 and Figure 4.15. The input signals $control_BRAM$, row_j , row_i , $index_i$, $index_j$ and state are driven by **Forward elimination** or **Backward elimination**. The signal $divisor_inv$ is the inverse of the divisor used in the operations shown in Figure 4.13. $best_approx$ is the best adaptive-shifting approximation to the divisor. The division is computed using $divisor_inv$ if $Div_Precision >= MSB$ of the divisor (signal msb_index in Figure 4.14). The blocks $rhs(DIV_PRECISION)$ and $rhs(best_approx)$ perform a right shift operation by $Div_Precision$ and $best_approx$ spaces respectively. If $Div_Precision < MSB$ of the divisor, the adaptive shifting approach is utilized to approximate division.




Figure 4.14: Elimination core part one.

The output signal $data_out$ consists of new matrix data for matrices A and A^{-1} , stored in \mathbf{A} and \mathbf{A}_inv , for $index_j$. The bus $control_BRAM$ contains control signals to \mathbf{A} and \mathbf{A}_inv . The control signals include read and write addresses and write and read-enabling signals. Elimination core contains P_bands sub-modules marked by the dotted squares in Figure 4.15. One such sub-module computes one element of new_row_j and one element of $new_inv_row_j$. new_row_j and $new_inv_row_j$ are updated row data for the rows indexed by index j in matrices A and A^{-1} , which are written to \mathbf{A} and \mathbf{A}_inv respectively. As shown in Figure 4.15, Submodule(0) computes $new_row_j(0)$ and $new_inv_row_j(0)$, Submodule(1) computes $new_row_j(1)$ and $new_inv_row_j(1)$,..., and Submodule($P_bands-1$) computes $new_row_j(P_bands-1)$ and $new_inv_row_j(P_bands-1)$. As such, the operations shown in Figure 4.13 are implemented.




Figure 4.15: Elimination core part two.

4.5.2 FSM inverse

The finite state machine (FSM) for the **ACAD** inverse shown in Figure 4.12 is illustrated in Figure 4.16. Its possible states are described in Table 4.1.

State	Description
Unknown state	An unknown state. The behaviour of the ACAD inverse is unknown.
	The FSM should transition to state Idle .
Idle	The ACAD inverse is not performing any operations.
Store_correlation_matrix_ in_BRAM	Writing data inputted from ACAD correlation to A . Two rows are
_	written to BRAMs per clock cycle.
Forward elimination	Computing the forward elimination of the Gauss-Jordan elimination.
Backward elimination	Computing the backward elimination of the Gauss-Jordan elimination.
Last division	Computing the last division of the Gauss-Jordan elimination.
Output_inverse_matrix	Outputting the completed inverse matrix for the pixel. Two rows are
	outputted per clock cycle.

Table 4.1: States of the inverse FSM.




Figure 4.16: FSM controlling ACAD inverse shown in Figure 4.12.

In state **Idle**, **ACAD inverse** is not performing any operations. The outputs of **ACAD inverse** are not valid in this state. All states transition to **Idle** if signal $reset_n$ is asserted.

When valid data is written to **ACAD** inverse from **ACAD** correlation, signal valid is asserted, and the FSM transitions from **Idle** to **Store_correlation_matrix_in_BRAM**. **Store_correlation_matrix_in_BRAM** stores two rows per clock cycle of the causal anomaly-removed sample spectral correlation matrix outputted from **ACAD** correlation in BRAMs **A**. It also writes two rows per clock cycle of the identity matrix of size $P_bands \times P_bands$ with matrix elements of size $Pixel_data_width \times 2$ to **A_inv**.

 $write_done_on_column$ is a signal indicating the number of writes done on 36 kbit BRAMs. The number of writes per BRAM per clock cycle is two. When $write_done_on_column = \frac{P_bands}{2}$, all P_bands elements of the different BRAMs have been written, and the entire causal anomaly-removed sample spectral correlation matrix

is stored in BRAM.

Forward_elimination and Backward_elimination compute the forward and backward elimination of the Gauss-Jordan elimination.

In Last division, the last division of the Gauss-Jordan elimination is computed.

Output_inverse_matrix outputs the matrix A^{-1} stored in **A_inv**. Two rows of the matrix are outputted per clock cycle and sent to **dACAD**.

4.5.3 Forward elimination

Forward elimination contains a FSM with the following valid states: Idle, Check_diagonal_element_is_zero, Swap_rows, Even_j_write and Odd_j_write. The states are described in Table 4.2.

State	Description		
Unknown state	An unknown state. The behaviour of Forward elimi-		
	nation is unknown. The FSM should transition to state Idle.		
Idle	Forward elimination is not performing any		
	operations.		
Check_diagonal_element_is_zero	Checking if element row_i[index_i] = 0 as done		
	in Gauss-Jordan elimination.		
Swap rows	Swapping row_i and row_j of A stored in A .		
Even j write	Updating an even indexed row of A and A^{-1} .		
$\operatorname{Odd}_{\mathbf{j}}$ write	Updating an odd indexed row of A and A^{-1} .		

Table 4.2: States of the forward elimination FSM

The FSM controlling **Forward elimination** can be seen in Figure 4.17. $flag_prev_row_i_at_odd_row$ is a flag used as control to indicate whether or not the previous row i was located at an odd indexed row.




Figure 4.17: FSM controlling Forward elimination.

State **Check_diagonal_element_is_zero** executes the check shown in Figure 4.18. If the check evaluates to true, the FSM transitions to state **Swap_rows**. If it evaluates to false, it transitions to either **Even_j_write** or **Odd_j_write**, depending upon if the location of the outer loop index i is at an odd or even index.

$$\mathbf{if}(\mathbf{A}[\text{row}[i]][i] == 0)\{$$

Figure 4.18: The check done in state Check_diagonal_element_is_zero.

Swap rows executes the operations given in Figure 4.19. When two rows are swapped, the FSM needs to wait for $B_RAM_wait_clk_cycles$ before issuing transitioning to another state and issuing new reads. This is to ensure that data read is valid, and that the swap has been executed in **A**.

```
\begin{aligned} & \textbf{for}(j=i+1;j< n;j++) \{ \\ & \textbf{if}(\mathbf{A}[\operatorname{row}[j]][j]! = 0) \{ \\ & \operatorname{row}\left[i\right] = \operatorname{row}[j]; \\ & \operatorname{row}[j] = \operatorname{row}[i]; \text{// This operation is done in parallel with the previous one break;} \\ & \textbf{end if} \\ & \textbf{end for} \end{aligned}
```

Figure 4.19: Operations done in Swap rows.

Even_j_write issues writes for an even indexed row of A and A^{-1} to A and A_inv, by driving the control and data signals to **Elimination core**. It also issues reads to A and A_inv. Data is structured and sent to **Elimination core**. The operation of the state is illustrated in Figure 4.20. In this example P_bands = 6, index_i=0, index_j=2, w_address=1 and r_address=2. The green row marks row_i. Elements marked by red are writes being issued. Yellow elements are reads being issued.

 $index_i$ and $index_j$ correspond to the loop indexes i and j of the **Forward elimination** and **Backward elimination**. row_i and row_j are the rows of the matrices A and A^{-1} indexed by $index \ i$ and $index \ j$.




Figure 4.20: Even j write in the Backward elimination state.

 Odd_j_write issues writes for an odd indexed row of A and A^{-1} to A and A_inv , by driving the control and data signals of **Elimination core**. It also issues reads to to A and A_inv . Data is structured and sent to **Elimination core**. The operation of the

state is illustrated in Figure 4.21. In this example $P_bands = 6$, $index_i = 0$, $index_j = 3$, $w_address = 1$ and $r_address = 2$.




Figure 4.21: Odd j write in the forward elimination state.

4.5.4 Backward elimination

Backward elimination contains a FSM with the following valid states: Idle, First_elimination, Even_i_start, Odd_i_start, Even_j_write and Odd_j_write. These are shown in Table 4.3.

State	Description
Unknown state	An unknown state. The behaviour of the Backward elimination is unknown.
	The FSM should transition to state Idle .
\mathbf{Idle}	Backward elimination is not performing any
	operations.
First elimination	Doing the first backward elimination iteration in the inverse
_	computation. The first row written will be to an even indexed row.
Odd_i_start	Starting at a new iteration of the outermost loop of the backward
	elimination loop in the Gauss-Jordan elimination.
	Starting at an odd indexed row $index_i$ of the matrix. Computing $A[row_j]$
	and $A^{-1}[row_j]$, which is at an even row index.
Even_i_start	Starting at a new iteration of the outermost loop of the backward
	elimination loop in the Gauss-Jordan elimination.
	Starting at an even row $index_i$ of the matrix. Computing $A[row_j]$
	and $A^{-1}[row_j]$, which is at an odd row index.
Even_j_write	Updating an even indexed row of A and A^{-1} .
Odd_j_write	Updating an odd indexed row of A and A^{-1} .

Table 4.3: States of the backward elimination FSM.

The FSM controlling **Backward elimination** can be seen in Figure 4.16. $flag_index_i_at_odd_row$ is a flag used to signal if previous row_i was located at an

odd indexed row.




Figure 4.22: FSM controlling Backward elimination.

First_elimination is the first iteration of the backward elimination. The flag $flag_first_data_elimination$ is asserted once the two rows with index P_bands -1 and P_bands -2 have been read from memory. **First_elimination** will always issue a write to an even row.

Even_j_write issues writes for an even indexed row of A and A^{-1} to A and A_inv, by driving the control and data signals to **Elimination core**. It also issues reads to A and A_inv. Data is structured and sent to **Elimination core**. The operation of the state is illustrated in Figure 4.23. In this example P_bands = 6, $index_i = P$ _bands-1, $index_i = A$, $index_i = A$, inde





Figure 4.23: Even j write in backward elimination.

Odd_j_write issues writes for an odd indexed row of A and A^{-1} to A and A_inv, by driving the control and data signals to Elimination core. It also issues reads to A and A_inv. Data is structured and sent to Elimination core. The operation of the state is illustrated in Figure 4.24. In this example P_bands = 6, $index_i = P$ _bands-1, $index_j = 3$, w_address=1 and v_address=0.



 $\label{eq:figure 4.24: Odd_j_write} \ \ \text{in backward elimination}.$

 ${f Odd_i_start}$ is a new iteration of the outermost loop in backward elimination. $index_i$ is located at an odd indexed row. In this state, a write is issued to an even indexed row by driving the control and data signals to ${f Elimination\ core}$. An example is shown in Figure 4.25. For this example $P_bands=6$, $index_i=3$, $index_j=2$, $w_address=1$ and $r_address=0$.




Figure 4.25: Odd i start.

Even_i_start is a new iteration of the outermost loop in backward elimination. $index_i$ is located at an odd indexed row. In this state, a write is issued to an even indexed row by driving the control and data signals to **Elimination core**. An example is shown in Figure 4.26. For this example $P_bands=6$, $index_i=4$, $index_j=3$, $w_address=1$ and $r_address=0$.




Figure 4.26: Even i start.

4.5.5 Last division

Last division contains a FSM with the following valid states: Idle, Even_i_write and Odd i_write. These are described in Table 4.4.

State	Description		
Unknown state	An unknown state. The behaviour of Last division is unknown.		
	The FSM should transition to state Idle .		
\mathbf{Idle}	Last division is not performing any operations.		
Even i write	Updating an even indexed row of A^{-1} .		
Odd_i_write	Updating an odd indexed row of A^{-1} .		

Table 4.4: States of the last division FSM.

In **Even_i_write**, an even indexed row of A^{-1} is updated. A read is issued for the next even indexed row.

In $\mathbf{Odd}_{\underline{\mathbf{i}}}$ write, an odd indexed row of A^{-1} is updated. A read is issued for the next odd indexed row.




Figure 4.27: FSM controlling Last division.

4.5.6 Output inverse matrix

In the **Output_inverse_matrix** state, the contents of **A_inv** is read and outputted to **dACAD**. Reading the contents of **A_inv** takes $\frac{P_bands}{2}$ clock cycles.

4.5.7 Inverse pipeline stages

The inverse module is pipelined into four stages in order to achieve high throughput. The pipeline can be seen in Figure 4.28, Figure 4.29 and Figure 4.30. The green squares mark processes in which data is written to $\mathbf{A}/\mathbf{A}_{\underline{\underline{}}}$ inv. Blue squares represent reading of data from $\mathbf{A}/\mathbf{A}_{\underline{\underline{}}}$ inv. Purple squares mark inputs being set from FSM inverse and \mathbf{A} and $\mathbf{A}_{\underline{\underline{}}}$ inv to Forward elimination, Backward elimination, Elimination core and Last division. Yellow squares mark calculation of new data for $row_{\underline{\underline{}}j}$ by either Forward elimination, Backward elimination or Last division.




Figure 4.28: Showing pipeline operations in the Store_correlation_matrix and Forward elimination states.




Figure 4.29: Showing pipeline operations in the Forward_elimination and Last_division states.




Figure 4.30: Showing pipeline operations in the Output inverse matrix state.

4.5.8 Execution time expectations inverse computation

Using P_bands 36 kbit BRAMs for storage of A and A^{-1} enables to read and write a maximum of two rows to and from A and A_inv per clock cycle. Assuming that each of the row-operations in the Gauss-Jordan elimination can be calculated within one clock cycle, it is possible to do an estimation of the expected execution time in clock cycles for the inverse computation per pixel. By using that assumption and the fact that a swap of rows can be executed within one clock cycle, this means each of the inner loops in the Gauss-Jordan elimination can be completed within one clock cycle.

Expected execution time for the different states is shown in Figure 4.28, Figure 4.29 and Figure 4.30. For state $Forward_elimination$, the execution time will be greater if it is necessary to swap rows, which is done in the state **Swap rows**. The worst case execution time of $Forward_elimination$ is assumed to be when the first element of the matrix A has a zero element at row(i,i) and all other rows, except the last row, which has a zero element at row(j,j).

A worst case and a best case execution time, inv_worst_case and inv_best_case , for the computation of the inverse per pixel are estimated. The estimations are shown in equations 4.6 and 4.7. N_STATES_INV is the number of valid states in the inverse top level FSM, shown in Figure 4.16. $worst_case_ex_state$ is the set of expected worst case execution times for the states. $best_case_ex_state$ is the set of expected best case

execution times for the states.

$$inv_worst_case = \sum_{i=0}^{N_STATES_INV} worst_case_ex_state(i)$$

$$= \underbrace{\frac{P_bands}{2}}_{STORE_CORRELATION_MATRIX} + \sum_{i=0}^{P_bands-1} i + P_bands$$

$$+ \underbrace{\sum_{i=0}^{P_bands-1}}_{STATE_BACKWARD_ELIMINATION} + \underbrace{\frac{P_bands-1}{P_bands}}_{OUTPUT_INVERSE_MATRIX} + \underbrace{\frac{P_bands-1}{P_bands-1}}_{OUTPUT_INVERSE_MATRIX}$$

$$= 3P_bands + 2 \underbrace{\sum_{i=0}^{P_bands-1}}_{i=0} i$$

$$(4.6)$$

$$inv_best_case = \sum_{i=0}^{N_STATES_INV} best_case_ex_state(i)$$

$$= \underbrace{\frac{P_bands}{2}}_{STORE_CORRELATION_MATRIX} + \underbrace{\sum_{i=0}^{P_bands-1}}_{i} i$$

$$+ \underbrace{\sum_{i=0}^{P_bands-1}}_{i} i + \underbrace{\frac{LAST_DIVISION}{P_bands}}_{OUTPUT_INVERSE_MATRIX} + \underbrace{\frac{P_bands-1}{P_bands-1}}_{OUTPUT_INVERSE_MATRIX}$$

$$= 2P_bands + 2 \underbrace{\sum_{i=0}^{P_bands-1}}_{i} i$$

$$(4.7)$$

Figure 4.31 shows the estimated execution time in seconds for computing $\tilde{\mathbf{R}}^{-1}(\mathbf{x}_k)$ for all \mathbf{x}_k in the hyperspectral image, for an image size of 1088x576, with an operating clock frequency of 100MHz.




Figure 4.31: Estimated execution time for computation of $\tilde{\mathbf{R}}^{-1}(\mathbf{x}_k)$ for an image of size 1088x576 in seconds.

4.5.9 Division

A drawback with the Gauss-Jordan algorithm is that it uses division. Division is an operation that is computationally intensive, and it requires a large amount of logic to be implemented. An early implementation of the Gauss-Jordan elimination by the author utilized the division operator "/". This is further described in Section 4.5.9.1.

An approach to implement division by adaptive shifting is described in Section 4.5.9.2.

A third approach for computing division was made. This approach utilizes LUTs to store an array containing the inverse of the divisor in the division. It is further described in Section 4.5.9.3.

The semantics used to described the division operation will be $C=B*\frac{1}{a}$ where C,B and a are integers in the range of $s=[-2^{Pixel}_^{data}_^{width}\times 2-1,...,\ 2^{Pixel}_^{data}_^{width}\times 2-1]$.

4.5.9.1 Using the division operator "/"

To evaluate if division could be implemented by using the "/" operator for signed datatypes, the **Last division** block was synthesized, and the worst negative slack (WNS) was used as a criteria to see if the design met the system clock target constraint of 100 MHz. The

max frequency, f_{max} , is calculated by equation 4.8:

$$f_{max} = \frac{1}{-WNS + 10ns}. (4.8)$$

Results for different divisor-and-divident bit widths are presented in Table 5.3. The data flow for block **Last division** using the division operator can be seen in Figure 4.32.




Figure 4.32: Dataflow of block Last division using the division operator "/" for division.

4.5.9.2 Adaptive shifting

To avoid using the division operator, the adaptive shifting approach shown in Figure 4.33 has been implemented. It approximates the divisor by an adaptive number of shift operations as the divisor is not constant. To achieve this, the most significant bit (MSB) of the divisor is first checked to evaluate if the divisor is a negative number. If it is, the divisor is negated. The block **Find MSB** finds the MSB of the unsigned divisor. In parallel, $Pixel_Data_Width \times 2-1$ numbers of shift-operation processes shifts the unsigned divisor by $n_shifts=[1,2...Pixel_Data_Width \times 2-1]$. These shift-operation processes are illustrated in Figure 4.33 by the blocks **Right shift one**, **Right shift two** and **Right shift PIXEL_DATA_WIDTH*2-1**. The remainders after shifting are sent to the **Choose best approximation** block. This block chooses the best approximation depending upon the index of the MSB and the remainders after shifting. The best approximation to the divisor will be a shift operation by MSB or MSB+1 number of shifts. Each element of the row inv_row_i is then shifted in parallel to compute the approximate division. If the divisor is a negative number, the row is negated before outputting data to register.




Figure 4.33: Architecture of block Last division, approximating division with an adaptive number of shifts.

4.5.9.3 LUT approach

Instead of computing the division in the operation $C=B\times\frac{1}{a}$, an approach based on the solution in [24] was used. This approach utilizes LUTs to store the array $divisor_inv=\frac{2^{Div_Precision}}{a}$, where $a=[1,2...2^{Div_Precision}]$. $Div_Precision$ is the bit width of the divisor possible to represent with this approach. If the MSB of the divisor a is at an index $> Div_Precision$, the adaptive shifting approach is used. If not, a is used as an index to look up in LUTs storing $divisor_inv$. Then, $divisor_inv(a)$ is multiplied by B, which yields product C. C is right shifted $Div_Precision$ spaces. This can be seen in equation 4.9.

$$C = shift \quad right(B \times divisor \quad inv(a), Div \quad Precision) \tag{4.9}$$

The code for inferring LUTs for storage of $divisor_inv$ is shown in Listing 4.3, exemplified for $Div\ Precision=4$.

Listing 4.3: LUT division approach exemplified for Div Precision = 4.

```
library ieee ;
use ieee.std logic_1164.all;
use ieee.numeric std.all;
entity division lut is
port (
                    std logic vector(3 downto 0);
  у
 y inv
             : out std_logic_vector(3 downto 0));
end division lut;
architecture rtl of division lut is
constant C NY
                     : integer := 4;
constant C NDY
                     : integer := 4;
type t divition lut is array (0 to 2**C NY-1) of
integer range 0 to 2**C NDY-1;
```

```
constant C DIV LUT : t divition lut := (
  16,
  8,
  5,
  4.
  3,
  3,
  2,
  2,
  2,
  2,
  1,
  1,
  1,
  1,
  1,
  1
   );
begin
  y_inv <= std_logic_vector(to_unsigned(</pre>
    C DIV LUT(to integer(unsigned(y))), C NDY));
end rtl;
```

The values of divisor inv can be generated by the MATLAB script shown in Listing 4.4.

Listing 4.4: MATLAB code for generating the values of $divisor_inv$, for $Div_Precision = 17$.

```
clear; clc;
DIV_PRECISION =17;
division_lut_values = zeros(1,2^DIV_PRECISION);
file = fopen('generated_luts_17_bit.txt', 'w');

for i =1: 2^DIV_PRECISION
    division_lut_values(i)=(2^DIV_PRECISION *1)/i;
    str = num2str(division_lut_values(i));
    fprintf(file, '%8.0f,\n',division_lut_values(i));
end

fclose(file);
```

The architecture of the **Last division** block, utilizing this LUT approach, is shown in Figure 4.34. If $Div_Precision < Pixel_Data_Width \times 2$, an adaptive shifting approach is added in parallel. If the MSB is located at an index $> Div_Precision$, then the adaptive shifting approach is used.




Figure 4.34: Architecture of block Last division, computing division using the LUT approach.

Look up divisor looks up the inverse of the unsigned divisor a by using the absolute value of $row_i[index_i]$ as an index to the LUTs storing the array $divisor_inv$. If $Div_Precision>= \text{MSB}$ of the unsigned divisor a, then $divisor_inv(a)$ is sent to Multiplicator, which performs a multiplication, else 1 is sent to Multiplicator and Last division utilizes the adaptive shifting approach. If $Div_Precision>= \text{MSB}$ the LUT approach is used by Last division. The Choose best approximation_shifts block choose the best approximation made by the adaptive shifting approach. In block Right shift, a right shift operation of b_shift_spaces is performed on each element of the row inv_row_i , which is the row indexed by i in matrix A^{-1} stored in A_inv . b shift spaces is dependent upon if the adaptive shifting or LUT approach is used.

Chapter 5

Results

5.1 Synthesis

All synthesis results in this chapter are synthesized for $Pixel_data_width$ of 16, unless another value is especially mentioned. Results presented in this chapter are gathered from synthesis utilization reports. "Vivado Synthesis Defaults" was used as the "Strategy" in the Option field for the synthesis project settings, in order to get the best trade-off between performance and area.

The designs were synthesized in Vivado. As Zynq-7000 - Z7030/Z7035 was not eligible for synthesis, the Zedboard was used. This kit contains less logic than the Z7030/Z7035, and it contains only 220 DSPs. This leads to the **ACAD inverse** over-utilizing DSPs when running synthesis with $P_bands >= 20$ and $Pixel_data_width = 16$, when utilizing the LUT approach to approximate division. When over-utilizing DSPs, the logic gets mapped to LUTs instead, as described in [25], and will produce unusable synthesis results. Therefore, **ACAD inverse** was synthesized for xc7k160tiffv676-2L for $P_bands >= 20$ and $Pixel_data_width = 16$, as this device contains 600 DSPs as well as having a similar architecture as the Zedboard (has Slice Registers and Slice LUTs, as opposed to Configurable Logic Block (CLB) Registers and CLB LUTs). **ACAD correlation** also over-utilizes DSPs for $P_bands >= 60$ and $Pixel_data_width = 16$. Therefore, **ACAD correlation** is synthesized for xc7k160tiffv676-2L for $P_bands >= 60$ and $Pixel_data_width = 16$.

Timing results when synthesizing for xc7k160tiffv676-2L are not considered usable as the performance of the device logic is different to the Zedboard's. The Zedboard contains an Artix-7 device, which is a slower device than the Z-7030/Z-7035, which are Kintex-7 devices. Designs that meet timing demands for the Zedboard will therefore also most likely meet timing requirements for the Z-7030/Z-7035 devices. In addition to this, the initial test prototype is to be implemented on a Zedboard. As such, it is valuable to see if the design meet timing when running on Zedboard. Therefore, only timing results from synthesis on the Zedboard are presented.

5.1.1 Shiftregister

Shiftregister was synthesized for $P_bands = [10, 20, 30, 40, 50, 60, 70, 80, 90, 100]$. The numbers of synthesized Slice registers and Slice LUTs are shown in Figure 5.1, plotted as a function of P_bands .




Figure 5.1: Shiftregister synthesis results.

5.1.2 ACAD correlation

The design was synthesized for $P_bands = [10, 20, 30, 40, 50, 60, 70, 80, 90, 100]$. Figure 5.3 shows the number of synthesized BRAM36E1 and DSP48E1. Figure 5.4 shows the number of synthesized Slice Registers and Slice LUTs as a function of P_bands .

The block Normalize by k, which is a sub-module of ACAD correlation that performs a shift operation depending upon the index k, has not been implemented. The architecture of ACAD correlation synthesized is illustrated in Figure 5.2. The synthesis and timing results for ACAD correlation without Normalize by k do produce relatively accurate results as a shift operation is "free" in hardware, meaning that it does not lead to an increase in logic usage and delay worth mentioning.

5.1. SYNTHESIS 71




Figure 5.2: Architecture of the implemented version of ACAD correlation, without normalization.




Figure 5.3: Number of synthesized BRAM36E1 and DSP48E1 as a function of P_bands for the ACAD correlation block.




Figure 5.4: Number of synthesized Slice Registers and Slice LUTs as a function of P_bands for the **ACAD correlation** block.

5.1. SYNTHESIS 73

5.1.2.1 $Pixel_data_width = 10$

As ACAD correlation inferred a large number of DSPs, $Pixel_data_width$ was lowered to see if the number of DSPs inferred would be decreased. The design inferred DSPs for $Pixel_data_width >= 11$, but for $Pixel_data_width = 10$ the synthesis tool did not infer any DSPs. Instead, the logic was mapped to LUTs. When varying $Pixel_data_width$, the number of BRAMs synthesized are unchanged. The numbers of LUTs and registers synthesized as a function of P bands are shown in Figure 5.5.




Figure 5.5: The numbers of synthesized Slice Registers and Slice LUTs as a function of P_bands for the ACAD correlation block for $Pixel_data_with = 10$.

5.1.3 ACAD inverse

ACAD inverse was synthesized using the three different division-approaches. The numbers of BRAMs synthesized for the three approaches are equal as shown in Figure 5.6.

DSPs inferred for the three approaches can be seen in Figure 5.7. The LUT-approach infers more DSPs than the two other approaches.

The numbers of LUTs synthesized for the three approaches are illustrated in Figure 5.8, while the numbers of registers synthesized can be seen in Figure 5.9.




Figure 5.6: Number of BRAMs synthesized for the Inverse block.




Figure 5.7: Numbers of DSP48E1 synthesized for the Inverse block.

5.1. SYNTHESIS 75




Figure 5.8: Numbers of LUTs synthesized for the Inverse block.




Figure 5.9: Numbers of registers synthesized for the Inverse block..

5.1.4 Timing results

To check if the design met timing requirements, the WNS of the synthesized designs was checked. The target clock constraint was set to $100~\mathrm{MHz}$.

5.1.4.1 WNS ACAD correlation

ACAD correlation was synthesized for $P_bands = [10, 20, 30, 40, 50]$ and $Pixel_data_width = 16$ on the Zedboard. The timing results are presented in Table 5.1.

P_bands	WNS [ns]
10	1.272
20	0.721
30	1.446
40	0.845
50	0.509

Table 5.1: Timing results for **ACAD correlation** $Pixel \ data \ width = 16.$

ACAD correlation was synthesized for $P_bands = [10, 20, 30, 40, 50, 60, 70, 80, 90]$ and $Pixel_data_width = 10$ on the Zedboard. The timing results are presented in Table 5.2.

P bands	WNS [ns]	Net delay [ns]	Logic delay [ns]
$^{-}_{10}$	-3.074	7.860	5.078
20	-3.309	7.868	5.305
30	-3.109	6.732	6.241
40	-3.319	7.698	5.485
50	-3.324	7.703	5.485
60	-3.331	7.518	5.677
70	-4.923	8.563	6.224
80	-4.881	8.521	6.224
90	-5.224	9.373	5.735

Table 5.2: Timing results for **ACAD correlation** $Pixel \ data \ width = 10.$

5.1.4.2 WNS division operator

Implementing division by the use of the division operator "/" yielded the timing results presented in Table 5.3 when synthesizing block **Last division**, computing the product $C = B * \frac{1}{A}$. Width of B is 32 bit. The design was synthesized for dividend and divisor data width of 32, 16, 12 and 10, with $P_bands = 10$ and a target clock constraint of 100 MHz. The target device was the Zedboard.

5.2. SIMULATION 77

Data width divisor and dividend	WNS [ns]	$f_{max}[\mathrm{MHz}]$
32	-80.524	11.046
16	-11.776	45.934
12	-7.071	58.578
10	-5.730	63.572

Table 5.3: Synthesis results for Zedboard for **Last division** using the division operator "/".

5.1.4.3 Worst Negative Slack adaptive shifting approach

The design shown in Figure 4.33 was synthesized for Zedboard to check timing for $P_bands = [10, 20, 30, 40, 50, 60]$. The worst WNS was 2.034 nanoseconds (ns), which yields f_{max} of $\approx 125 MHz$.

5.1.4.4 Worst Negative Slack LUT approach

The **Inverse** block was synthesized for Zedboard, with $Div_Precision = 17$ and $P_bands = 10$. The synthesis results yielded a WNS of -5.972 ns. Net delay accounts for 4.847 of this.

 $P_bands = 10$ was chosen for testing of WNS due to the LUT approach over-utilizing DSP48E1s in the Zedboard for a higher number of P_bands .

5.2 Simulation

The designs have been tested on simulation runs in Vivado. The testbenches used for simulation are available at https://github.com/marthauk/Anomaly-detection/tree/invert_matrix_computation/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sim_1/new.

5.2.1 Shiftregister

Shiftregister has been simulated and tested for constrained random inputs of din, and for values of P_bands dividable by 4 satisfying the condition $modulo(P_bands,4)=0$. Figure 5.10 shows a simulation for $P_bands=12$.

dout is the output signal and outputs a spectral pixel vector of size $P_bands \times Pixel_data_width$. din is input pixel data of size 64 bit. valid and valid_out are control signals signalling the validity of the input and output signals, while $shift_counter$ is an internal counter which signalizes how many shifts that have been done.



Figure 5.10: Simulation of Shiftregister for $P_bands = 12$.


5.2. SIMULATION 79

5.2.2 ACAD correlation


Constrained random input simulation of **ACAD** correlation has been done in Vivado, and the captured waveforms have been visually inspected. The waveforms shown in Figure 5.11 and Figure 5.12 show simulations of input pixel vectors of size $P_bands = 4$, $Pixel \ data \ width = 16$.

Figure 5.11 shows a simulation for a data input pixel vector = [0x00ff, 0x00f9, 0x00a5, 0x0055]. This is simulated to be the first pixel of the hyperspectral image. valid is an input signal signalizing if the input din is valid. The output $data_out$ outputs two rows of the causal anomaly-removed correlation matrix per clock cycle.

Figure 5.12 shows a simulation for a data input pixel vector = [0x0015, 0x00aa, 0x0029, 0x0009]. This is simulated to be the second pixel of the hyperspectral image. As can be seen by the output signal $data_out$, the contents of the BRAMs, which store the causal anomaly-removed correlation matrix for the previous pixel, are added to the causal anomaly-removed correlation matrix of the current pixel.



5.2. SIMULATION 81



5.2.3 Inverse

Simulation has been done for $P_bands = [4,6]$ and $Pixel_data_width = 16$, with constrained random input. Figure 5.13 shows a simulation with $P_bands = 4$. For this simulation the division operator "/" is utilized. Data input signal din is a $P_bands \times Pixel_data_width \times 2$ wide signal. The output $inverse_rows$ is a $P_bands \times 2 \times Pixel_data_width \times 2$ wide signal which outputs two rows of the inverse matrix A^{-1} , stored in A_inv , per clock cycle, while the signals $data_out_brams_M_inv$ and $data_out_brams_M$ are data that are read from A_inv and A respectively. The signal state is the state of the top level inverse FSM.

Name Value 100 ms 1 Lto ms 1 Lt		S			ĮQ.	<u>_</u>	<u>پ</u> وا	뎾	
Value	e ns	00:			恩	STA	묑	묑	
Value	519.44	<u></u>			Ĭ			000	
Value						STA	묑	8	
Value		-				\times	Sfff		
Value		-					ifff(000	
Value		su-					fff	0000	
Value		400) 00 00			NOI	薁	薁	
Value			00008		0,0	IINAT	fff	000	
Value			0000		,000	ELIR	ä	X	
Value		-	0ad00		00000	KUARD	ffff	0000	
Value		51	0000		00000	BAC	8	8	
Value		300 %	00620		0000	STAT	8		
Value		-	3000	1	0000		000	000	
Value			00007		00000		9		
Value		-	03400		00000	\times	B	B	
Value		vi	0000		0000		9	2	
Value		00:	9900		0000		0000	0000	ck
Value		2	000		800	VIION	頝	頝	plc
Value			200005		000000	SPINIENS	00000	00000	rse
Value			8		00000	MARD_1	000	000	nve
Value		51			00000	E_FOR	Ö	Ä	I e
Value		100 x			00	STAT	00000	00000	f th
Value								V III	ou c
Value						×		Ö	lati
Value		-	Ų	Ų		s ×	00000	00000	mu
Value			B	0		TE_	0000	0000	S_{i}
Value		su o	Б	U	U	STA	BOB	B	13:
Value			0070		1000	×	0001	illiii e	3.5.
Value			00001		0000	ATRI	0000	0091	iur
Value			00037		0000	SE_N	0000	1300C	Fig
Value 0000000500000 2_0n_column(1:0) 1 000000100000 sTATE_CUTPUT sms_M_ink[255:0] 00000007100000 sms_M[255:0] 00000007100000			30000		10000	WER	10000	Seffffff	
e_on_column[1:0] us rams_M_inv[255:0] rams_M[255:0]			9000		.0000	_	0000	3111111	
e_on_column[1:0] us rams_M_inv[255:0] rams_M[255:0]			5000		1000	UTP	1000	7###E	
e_on_column[1:0] us rams_M_inv[255:0] rams_M[255:0]		alue	9000c		00000	NE_C	00000	9000¢	
me Min(256.0) Wintes_done_on_column(1:0) Winverse_rows State All data_out_brams_M_m/256.0) Windia_out_brams_M256.0)		Α.	00	1	000	ST)	000		
me Mantes done on colur Minerse rows State Mata out brams Min				mn[1:0]			w[255:0	[0:5	
me din[255:0] writes_done_on givense_rows state_out_brams data_out_brams				colu			Mi	M[28	
me din[255:0] writes_doi inverse_ro inverse_ro state data_out_				ne_on	SM		brams	brams	
me din(2 ginvers ginvers data_			55:0]	op_s	se_ro	4	out	out	
36 36 36 36 36 36		ne	din[2	write	inver	state	data	data	
Na		Name	^	^	^	4	^	^	

Chapter 6

Discussion

6.1 Resource usage

ACAD is more suited for hardware implementation than the RX and LRX algorithms, due to its causality, creation of an anomaly map and use of causal correlation matrix. Additionally, it enables real-time or near real-time performance. It is however computationally intensive and requires a lot of resources.

6.1.1 DSP usage $Pixel_data_width = 16$

Synthesis results show that **ACAD** correlation infers $P_bands \times 4$ DSP48E1s and P_bands BRAMs for $Pixel_data_width = 16$.

When using the LUT approach, **ACAD** inverse also infers a large number of DSPs. The Zynq Z-7030 contains 400 DSP Slices, while the Z-7035 contains 900 DSP Slices. According to synthesis results, the LUT approach for implementation of **ACAD** inverse utilizes 540 DSPs for $P_bands = 30$ and $Div_Precision = 17$. As **ACAD** correlation infers $P_bands \times 4$ DSPs for $Pixel_data_width >= 11$, the total number of DSPs synthesized for these two modules for $P_bands = 30$, $Pixel_data_width = 16$ and $Div_Precision = 17$ will be 660. This is a high number, especially considering that \mathbf{dACAD} computes $\delta^{ACAD}(\mathbf{x}_k) = \mathbf{x}_k^T \tilde{\mathbf{R}}^{-1}(\mathbf{x}_k) \mathbf{x}_k$, where \mathbf{x}_k is a pixel vector of size $P_bands \times Pixel_data_width$ and $\tilde{\mathbf{R}}^{-1}(\mathbf{x}_k)$ is a matrix of size $P_bands \times P_bands \times Pixel_data_width \times 2$. Depending upon the implementation, this computation will most likely also utilize DSPs. The large number of DSPs used constrains the size of the pixel vector possible to input to the ACAD AD. For the Zynq Z-7030, while the maximum number of spectral bands of the pixel vector will be ≈ 20 . It will be ≈ 40 for the Zynq Z-7035. The initial prototype is to be implemented on the Zedboard Zynq Evaluation and Development kit (referred to as Zedboard), which only contains 220 DSPs. Therefore, the maximum size of P_bands is ≈ 10 for the Zedboard.

6.1.2 Pixel data width = 10

When synthesizing ACAD correlation for $Pixel_data_width = 10$, no DSPs are inferred. Instead, the logic gets mapped to LUTs as shown in Figure 5.5. By doing this, the number of DSPs used by the ACAD AD is heavily reduced. This might be an important consideration for the SmallSat project as the number of DSPs inferred by the ACAD AD is high, which constrains the value of P bands.

6.2 Timing results

6.2.1 ACAD correlation

ACAD correlation meets timing demands for $Pixel_data_width = 16$. For $Pixel_data_width = 10$, the synthesized design infers no DSPs, but maps the logic to LUTs. The WNS of the design is negative for $Pixel_data_width = 10$ as can be seen in Table 5.2, meaning **ACAD** correlation fails to meet timing demands.

But, as can also be observed in Table 5.2, the net delay is high and increasing as a function of P_bands . This is due to the output ports of **ACAD** correlation getting mapped to physical output pins on the synthesized device. However, this will not be the case in implementation as the output ports of **ACAD** correlation are connected to **ACAD** inverse and **FSM ACAD**. As such, the net delay is most likely unrealistically large, as mapping to output pins scattered on the physical interface of the device will result in a higher delay than mapping to internal buses located inside the device. Therefore, the author believe that **ACAD** correlation will meet timing demands once the design is a sub-module of the ACAD anomaly detector, and the output ports are mapped to an internal bus instead of actual output pins.

6.2.2 ACAD inverse

Implementing division using the division operator "/" is not viable as the **Last division** block fails to meet timing requirements when using this approach. This holds for dividend-and-divisor bit width down to 10.

The adaptive shifting approach is an interesting approach for implementation of division, and the approach meets timing requirements. A big uncertainty however, is the effect of precision error when utilizing this approach.

Implementing division through the LUT approach reveals promising results with regards to timing, especially when taken into account that the author has not focused on optimizing the LUT approach with regards to timing as the approach was implemented late in the process of writing this thesis. Precision errors are most likely less probable in this approach as opposed to the adaptive-shifting approach, especially when using a large value for $Div_Precision$. The synthesis results for the **ACAD inverse** block when using LUT approach with $Div_Precision = 17$ yielded a WNS of -5.972ns, in which 4.847 of this is net delay. As the outputs of **ACAD inverse** is mapped to output pins when running synthesis using **ACAD inverse** as top module, the net delay is most likely unrealistically large. However, this will not be the case for the complete implementation of the ACAD anomaly detector as the output from the **ACAD inverse** module will be

mapped to an internal bus connected to the **dACAD** block. The net delay will therefore be considerably lower. The additional -1.25 ns WNS owing to logic delay may be reduced when running implementation instead of synthesis, as implementation results typically reduce the number of LUTs inferred. Still, it it uncertain if the design will meet timing requirements. If the requirements are not met, registers should be inserted into the critical path, which most likely goes through **Elimination core**. If insertion of registers is necessary, the estimated inverse computation execution times, inv_worst_case and inv_best_case , need to be re-estimated.

6.2.3 Simulation results

The simulations of **Shiftregister**, **ACAD** correlation and **ACAD** inverse proved to be successful, and the designs acts as expected. The simulations done is on a limited range of possible inputs to the designs. Simulations done by the author should act as a proof of concept of the simulated designs.

A wider set of data-inputs and test cases should be created for simulation in order to test the designs more thoroughly. Testing on the Zedboard should be done once the ACAD AD is completed.

Chapter 7

Conclusion

A proposed implementation of the Adaptive Causal anomaly detection (ACAD) algorithm has been made in this thesis. The implementation is to be implemented on the Zynq-Z7030 or the Zynq-Z7035. ACAD was chosen after a comprehensive review of existing anomaly detector (AD) algorithms. The ACAD algorithm has been tested on real and synthetic image data by the author and Chang et al. [7], and it shows promising results.

The causality of the ACAD algorithm is beneficial for hardware implementation as it enables real-time anomaly detection. ACAD builds a binary anomaly map of size N_TOT_PIXELS , which it is possible to transmit to a ground station instead of transmitting $\delta^{ACAD}(\mathbf{x}_k)$ of size $N_TOT_PIXELS \times Pixel_data_width \times 2$, where $Pixel_data_width$ is the data width of an input pixel per spectral band. This is advantageous with regards to data transmission as it lowers transmission time and thereby also transmission energy.

The Gauss-Jordan elimination was chosen for implementation of inverse. One of the main drawbacks of this algorithm is the usage of division. Usage of the division operator "/" leads to the design failing to meet timing requirements. Therefore, other approximations have been made, including the adaptive-shifting and LUT approaches. As these approaches are approximations, there might be precision errors leading to errors in the outputted anomaly map from the ACAD.

The proposed implementation is made to be scalable in order to handle large values of spectral bands, P_bands . To be able to read and write two rows of a matrix of size $P_bands \times P_bands$ per clock cycle, a parallel memory structure consisting of BRAM-arrays of size P_bands for storage of matrices utilized by the ACAD algorithm is made. Zynq-Z7030 and Zynq-7035 contain enough BRAMs to store the matrices needed in ACAD of sizes 53×53 and 100×100 respectively. These matrices have matrix elements of size $Pixel_data_width \times 2$.

The correlation and inverse modules have a large degree of parallelism, computing and updating up to two rows of the correlation and inverse matrix respectively, both of size $P_bands \times P_bands$, per clock cycle. This computation is largely done by DSP-blocks for $Pixel_data_width$ of 16. For this data width, the correlation module, **ACAD correlation**, infers $P_bands \times 4$ DSPs. By setting $Pixel_data_width = 10$, no DSPs are inferred by **ACAD correlation**. The inverse module, **ACAD inverse**, also utilizes a

high number of DSPs. For $P_bands = 30$, $Div_Precision = 17$ and $Pixel_data_width$ of 16, **ACAD** inverse utilizes 540 DSPs. As the Z-7030 and Z-7035 have 400 and 900 DSPs respectively, the high number of DSPs utilized by the ACAD AD constrains the value of the parameter P_bands .

One of the main bottlenecks of the processing pipeline in the ACAD is the inverse computation. The estimated worst case execution time per pixel for the inverse computation is $3P_bands + 2\sum_{i=0}^{P_bands-1}i$.

The largest uncertainty of the proposed implementation of ACAD is the effect of the approximation to the division operation done in both the inverse and correlation modules. This effect should be heavily tested to investigate whether it is possible to implement ACAD using the approach proposed in this thesis.

7.1 Future work

For future work, the ACAD AD should be completed. To complete it, **dACAD** should be implemented as well as **FSM ACAD**. When the ACAD AD is completed it should be tested on a Zedboard Zyng Evaluation and Development kit.

Verification of the design should be done. As of now, the only form of verification done has been constrained random input simulation on the blocks **Shiftregister**, **ACAD correlation** and **ACAD inverse**. The designs should be further simulated for a wider range of inputs. An automatic test-setup should be made, with a golden reference model, possibly by using MATLAB or other high-level tools or languages.

The consequences of precision errors when doing an approximation to division in both **ACAD correlation** and **ACAD inverse** should be investigated. This must be tested on real hyperspectral data, preferably from the hyperspectral imager used by the SmallSat project.

7.1.1 Optimization

One way of optimizing the ACAD AD is by finding a suited methodology for setting the parameter τ . An option is to set τ based on empirical results. The experiments should contain real hyperspectral image data from coastal areas with algae that are interesting for the SmallSat project. To be able to make a correct anomaly map, the value of τ is important.

Power optimization should be also done. This is especially important as the ACAD AD is to be implemented on an energy-limited satellite. One of the most efficient and easiest power optimization techniques is the usage of clock enable signals for sub-modules in the design, for instance **ACAD inverse**, **ACAD correlation**, **dACAD**. Their respective sub-modules could also have clock enable signals.

Bibliography

- [1] What is imaging spectroscopy (hyperspectral imaging)? [Online]. Available: http://www.markelowitz.com/Hyperspectral.html
- [2] Øystein Antonsen. Alger drepte trolig 38.000 laks på oppdrettsanlegg. [Online]. Available: https://www.nrk.no/troms/alger-drepte-trolig-38.000-laks-pa-oppdrettsanlegg-1.13633680
- [3] NASA. Aviris data- ordering free aviris standard data products. [Online]. Available: https://aviris.jpl.nasa.gov/data/free data.html
- [4] L. Sun. Dataset for classification. [Online]. Available: http://lesun.weebly.com/hyperspectral-data-set.html
- [5] M. E. Grøtte. Ntnu smallsat: a hyper-spectral imaging mission. [Online]. Available: https://www.ntnu.edu/documents/20587845/1277298890/022_Gr%C2% A2tte NTNU SmallSat Mission.pdf/f98477c2-4fb3-4fa9-a01d-d732c93b53a6
- [6] Xilinx. Zynq-7000. [Online]. Available: https://www.xilinx.com/content/dam/xilinx/imgs/block-diagrams/zynq-mp-core-dual.png
- [7] C.-I. Chang and M. Hsueh, "Characterization of anomaly detection in hyperspectral imagery," Sensor Review, vol. 26, no. 2, pp. 137–146, 2006.
- [8] C. González, S. Bernabé, D. Mozos, and A. Plaza, "Fpga implementation of an algorithm for automatically detecting targets in remotely sensed hyperspectral images," IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, vol. 9, no. 9, pp. 4334–4343, 2016.
- [9] J. M. Molero, E. M. Garzón, I. García, and A. Plaza, "Analysis and optimizations of global and local versions of the rx algorithm for anomaly detection in hyperspectral data," *IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing*, vol. 6, no. 2, pp. 801–814, 2013.
- [10] M. Hsueh, "Reconfigurable computing for algorithms in hyperspectral image processing," 2007.
- [11] V. K. Sachan, S. A. Imam, and M. Beg, "Energy-efficient communication methods in wireless sensor networks: A critical review," *International Journal of Computer Applications*, vol. 39, no. 17, 2012.
- [12] Xilinx. Zynq-7000 all programmable soc data sheet: Overview(ds190). [Online]. Available: https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
- [13] B. Yang, M. Yang, A. Plaza, L. Gao, and B. Zhang, "Dual-mode fpga implementation of target and anomaly detection algorithms for real-time hyperspectral imaging,"

92 BIBLIOGRAPHY

- IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, vol. 8, no. 6, pp. 2950–2961, 2015.
- [14] E.-U. S. E. P. Agency. Climate change and harmful algal blooms. [Online]. Available: https://www.epa.gov/nutrientpollution/climate-change-and-harmful-algal-blooms
- [15] NASA. Aviris airborne visible infrared imaging spectrometer. [Online]. Available: https://aviris.jpl.nasa.gov/index.html
- [16] J. Fjelltvedt, "Direct memory access for hyperspectral imaging applications."
- [17] I. S. Reed and X. Yu, "Adaptive multiple-band cfar detection of an optical pattern with unknown spectral distribution," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, vol. 38, no. 10, pp. 1760–1770, 1990.
- [18] M. Karkooti, J. R. Cavallaro, and C. Dick, "Fpga implementation of matrix inversion using qrd-rls algorithm," in Asilomar Conference on Signals, Systems, and Computers, 2005.
- [19] R. Andraka, "A survey of cordic algorithms for fpga based computers," in *Proceedings* of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays. ACM, 1998, pp. 191–200.
- [20] D. Kun. Matlab hyperspectral toolbox. [Online]. Available: https://github.com/davidkun/HyperSpectralToolbox
- [21] M. Haukali. Matlab hyperspectral toolbox fork. [Online]. Available: https://github.com/marthauk/HyperSpectralToolbox/tree/dev
- [22] G. D. intelegencia Computacional. Hyperspectral remote sensing scenes. [Online]. Available: http://lesun.weebly.com/hyperspectral-data-set.html
- [23] Xilinx. Vivado design suite 7 series fpga and zynq-7000 all programmable soc libraries guide(ug953). [Online]. Available: https://www.xilinx.com/support/documentation/sw manuals/xilinx2017 4/ug953-vivado-7series-libraries.pdf
- [24] S. VHDL. How to implement division in vhdl. [Online]. Available: http://surf-vhdl.com/how-to-implement-division-in-vhdl/
- [25] Xilinx. Overutilizing dsps. [Online]. Available: https://forums.xilinx.com/t5/ Implementation/LUT-and-DSP-Utilization/td-p/692728

Appendices

Appendix A

MATLAB hyperspectral

A.1 High level models of algorithms

A.1.1 Gauss-Jordan elimination

```
Listing A.1: Gauss Jordan inverse
```

```
function [A inv, A mode elim, A mode elim inv] =
       gauss jordan inverse (A, mode)
  % This function implements the Gauss-Jordan method for
       calculating inverse of a square matrix.
  % It acts as a high level model for later implementation in
       hardware.
       Detailed explanation goes here
 % USAGE:
  % Inputs:
  % A
                    Matrix of size p x p
  % size p
                    column size
  % Outputs:
11 % A inv
                     inverse matrix
  [\operatorname{size}_{p}, m] = \operatorname{size}_{A};
  A inv = eye(size_p);
13
  % Forward elimination to build an upper triangular matrix
   if (strcmp (mode, 'forward') | strcmp (mode, 'all'))
    for (i=1:1:size p)
      if (A(i,i) = 0)
18
     for (j = i + 1:1:size_p)
              if (A(j,j)^{\sim}=0)
20
                  % The operations below will be different in
21
                      hardware, because
                  \% of parallell operations
22
                  \%temp i = row(i);
23
```

```
%\operatorname{row}(i) = \operatorname{row}(j);
24
                    %row(j) = temp i;
25
26
                     temp i = A(i,:);
27
                     A(i,:) = A(j,:);
28
                     A(j,:) = temp i;
29
30
                end
31
           end
       end
33
       if (A(i,i) ==0)
34
              error ('Matrix is singular');
35
       end
36
       for (j = i + 1:1: size p)
37
             % The operations below will be different in hardware,
                  because
             \% of parallell operations
             A j i temp =A(j,i);
40
             A i i temp = A(i, i);
41
             %A(j,:) = A(j,:) - A(i,:) *A j i temp/A i i temp;
42
             \%A \operatorname{inv}(j,:) = A \operatorname{inv}(j,:) - A \operatorname{inv}(i,:) *A j i \operatorname{temp}/
43
                  A i i temp;
             for (l = 1: size p)
              A(j, l) = A(j, l) - A(i, l) *A j i temp/A i i temp;
45
             A \operatorname{inv}(j, l) = A \operatorname{inv}(j, l) - A \operatorname{inv}(i, l) * A j i \operatorname{temp}/
46
                  A i i temp;
             end
47
       end
48
   end
49
   end
50
51
   if (strcmp(mode, 'forward'))
52
        A mode elim = A;
53
        A mode elim inv = A inv;
   end
55
56
   % Backward elimination to build a diagonal matrix
   if (strcmp (mode, 'backward') | strcmp (mode, 'all'))
58
        for (i=size p:-1:2)
59
       for (j=i-1:-1:1)
60
             % The operations below will be different in hardware,
61
                  because
             % of parallell operations
62
             A j i temp =A(j,i);
63
             A i i temp = A(i, i);
             %A(j,:) = A(j,:) - A(i,:) * cast(cast(A(j,i)/A(i,i),'int32'))
65
                   , 'double ');
             %A inv(j,:) = A inv(j,:) - A inv(i,:)*cast(cast(
66
                  A j i temp/A i i temp, 'int32'), 'double');
67
```

```
\%A(j,:) = A(j,:)-A(i,:)*A(j,i)/A(i,i);
            A_{inv}(j,:) = A_{inv}(j,:) - A_{inv}(i,:)*A_{j_i-temp}
69
                 A i i temp;
70
             for (k=1:size p)
71
               A(j,k) = A(j,k)-A(i,k)*A(j,i)/A(i,i);
               A_{inv}(j,k) = A_{inv}(j,k) - A_{inv}(i,k)*A_{j_i-temp}
73
                   A i i temp;
             end
       end
75
   end
76
77
   end
78
    if (strcmp(mode, 'backward'))
   A mode elim inv = A inv;
   A mode elim = A;
81
    if (strcmp (mode, 'identity'))
        A mode elim inv = zeros(3);
84
        A mode elim = zeros(3);
   end
86
    if (strcmp (mode, 'all'))
87
        A mode elim inv = zeros(3);
        A mode elim = zeros(3);
89
90
   end
91
   % Last division to build an identity matrix
92
    for (i = 1:+1:size p)
93
        A inv(i,:) = A inv(i,:) *1/A(i,i);
95
   end
96
97
98
100
101
102
   end
```

A.1.2 RX anomaly detector

Listing A.2: RX AD

```
function [result, sigma, sigmaInv] = hyperRxDetector(M)
    %HYPERRX RX anomaly detector
    % hyperRxDetector performs the RX anomaly detector

    %Usage
    % [result] = hyperRxDetector(M)
    % Inputs
    % M - 2D data matrix (p x N)
```

```
% Outputs
       result - Detector output (1 x N)
       sigma - Covariance matrix (p x p)
       sigmaInv - Inverse of covariance matrix (p x p)
13
  % Remove the data mean
  [p, N] = size(M);
  mMean = mean(M, 2);
  M = M - repmat(mMean, 1, N);
  % Compute covariance matrix
19
   sigma = hyperCov(M);
  sigmaInv = inv(sigma);
22
   result = zeros(N, 1);
   for i=1:N
24
       result(i) = M(:,i). '* sigmaInv*M(:,i);
  result = abs(result);
27
  return;
29
```

A.1.3 LRX anomaly detector

Listing A.3: LRX AD

```
function [result, autocorr, sigmaInv] = hyperLRxDetectorCorr(M,K
  %HYPERRX LRX anomaly detector
      hyperLRxDetector performs the Local RX anomaly detector
      using Correlation
  %
      instead of covariance
  %
  % Usage
  %
       [result] = hyperRxDetector(M)
  % Inputs
      M - 2D data matrix (p x N)
  %
      K - Size of the kernel window, K x K
  % Outputs
  %
      result - Detector output (1 x N)
       sigma - Correlation matrix (p x p)
13
  %
       sigmaInv - Inverse of correlation matrix (p x p)
  [p, N] = size(M);
16
17
  % Compute correlation matrix of size K
  % correlation matrix will be of size p x p
  result = zeros(N, 1);
22
```

```
h = waitbar(0, 'Initializing waitbar ...');
23
       for j=1:N
24
            autocorr = hyperCorrK(M,K,j);
25
          % M inv = gauss jordan inverse (autocorr, 'all');
26
            result (j) = M(:,j).' * pinv(autocorr) * M(:,j);
27
           %result(j) = M(:,j).' * M inv * M(:,j);
28
29
          waitbar(j/N,h,'Updated LRX progress');
30
       end
32
33
   return;
```

A.1.4 ALRX anomaly detector

Listing A.4: ALRX AD

```
function [result, anomaly map, location of anomalies,
      last local anomalies set = hyperLRX anomaly set remover (M, K,
      treshold)
  % LRX anomaly detector, that also removes the detected anomalous
       targets
  % causaly.
       hyperLRxDetector performs the Local RX anomaly detector
      using Correlation
  %
       instead of covariance
  %
  % Usage
  %
       [result] = hyperRxDetector(M)
  % Inputs
  %
      M - 2D data matrix (p x N)
      K - Size of the kernel window, K x K
11
  % Outputs
  %
       result - Detector output (1 x N)
14
  [p, N] = size(M);
15
  %waitbar for progress monitoring
  h = waitbar (0, 'Initializing waitbar ...');
17
18
  % Compute correlation matrix of size K
  % correlation matrix will be of size p x p
20
   result = zeros(N, 1);
  anomaly map = zeros(N,1);
  anomalies detected=zeros(p,N/2);
23
  anomalies detected transpose sum = zeros(p,p);
  %tresh LRX = 6.0000e+14;
  tresh LRX=treshold;
26
  location of anomalies zeros(N/2,1);
28
  local anomalies set =0;
```

```
last local anomalies set =0;
  ROWS=100;
31
   t an=1;
32
33
34
   flag local anomaly found =0;
35
       for j=1:N
36
           autocorr = hyperCorrK(M,K,p);
37
            %adaptive autocorr inv = inv(autocorr -
38
                anomalies_detected transpose sum);
            adaptive autocorr inv = pinv(autocorr -
39
                local anomalies set);
  %result(j) = M(:,i).' * autocorrInv;
40
41
           result(j) = M(:,j). * adaptive autocorr inv * M(:,j);
42
           if result(j) > tresh LRX
43
               % This pixel is an anomaly! Add it to the set of
44
                   anomalies
                anomalies detected (:,t] an M(:,j);
45
                anomaly map(j)=1;
                location of anomalies (t an)=j;
47
                anomalies detected transpose sum = M(:,j) * M(:,j).
48
                   + anomalies detected transpose sum;
                t an = t an + 1;
49
50
           end
           %if anomalies detected transpose sum contains elements
               from outside
           %the KERNEL
52
53
           lower limit matrix = j - floor(K/2);
54
           higher limit matrix = i + floor(K/2);
           % Check if index is out of bounds
57
           if (lower limit matrix < 1)
               % for edges of the matrix, gonna assume that we just
59
                     throw out points
               % outside of the edge, and use half the KERNEL
60
                lower limit matrix = 1;
61
62
           end
           if ( higher limit matrix > N)
             % M(band, neighbouring pixels) * (M(band, Neighbouring
64
                   pixels)
             higher limit matrix = N;
65
           end
66
           if (any(local anomalies set))
68
               %just to check that it works
69
                last local anomalies set = local anomalies set;
70
71
72
           %resetting local anomalies set before using it the next
```

```
iteration
                                                    local anomalies set = 0;
73
                                                    flag local anomaly found =0;
74
                                                     for i=1:t an
75
                                                                    if flag_local anomaly found == 0
76
                                                                                      for k=1:K
                                                                                                     if (flag local anomaly found==0)
78
                                                                                                                        if (location of anomalies (i) >
79
                                                                                                                                        lower limit matrix+(k-1)*ROWS &
                                                                                                                                        location of anomalies (i) <
                                                                                                                                        higher limit matrix+(k-1)*ROWS)
                                                                                                                                          local anomalies set =
80
                                                                                                                                                           local \ anomalies \ set \ +
                                                                                                                                                            anomalies detected (:, i) *
                                                                                                                                                           anomalies_detected(:,i).';
                                                                                                                                          flag local anomaly found =1;
81
                                                                                                                                          break;
                                                                                                                       end
83
                                                                                                   end
84
                                                                                     end
                                                                  end
86
                                                                     %if location of anomalies (t \text{ an}) < j - floor(K/2)
87
                                                                                        location of anomalies (t \text{ an})>j+floor(K/2)
                                                                                               anomalies detected transpose sum =
88
                                                                                        anomalies detected transpose sum -M(:,t \text{ an})*M(:,t \text{
                                                                                        t an).';
                                                                 %end
89
                                                   end
90
                                                  %result(j)= result(j) * M(:,i);
91
                                                    waitbar(j/N,h,'Updated progress');
92
                                 end
93
95
              result = abs(result);
```

A.1.5 ACAD anomaly detector

Listing A.5: ACAD

```
function [d_acad, anomaly_map,threshold_check_values] =
    hyperACAD(M, tresh)

MHYPERRX Adaptive Causal Anomaly detector

hyperLRxDetector performs the Adaptive Causal detector using

correlation matrix

It is adaptive in the sense that it removes the previously detected

anomalies from the correlation set

using

Usage

left causal detector using

left cau
```

```
% Inputs
      M - 2D data matrix (p x N)
      tresh - Treshold for a pixel to be considered anomaly
  % Outputs
  %
      d acad - Detector output (1 x N)
  %
       anomalies detected - (1 x t an)
16
17
19
  % t an is the number of anomalies detected. Since MatLab is 1-
      index, T is
  \% initially set to 1, not 0.
21
  t an=1;
22
23
  % bheta is the ratio of the entire image size to the size of
24
      anomaly
  bheta = 100;
25
  \%bheta = 50;
26
  % p is number of spectral bands, N is number of pixels
  [p, N] = size(M);
  % anomalies detected is the growing set of anomalies detected in
       the image.
  % Numbers of anomalies will not exceed N/2. Even that is way to
  % Starting point N/2. Need to include the pixel it was found, j.
       Make some
  % kind of map
   anomalies detected=zeros(p,N/2);
36
  % anomalies detected transpose sum is the sum of the transposes
37
      taken on
  % anomalous pixels
  anomalies detected transpose sum = zeros(p,p);
39
  % n acad is used in the process of setting the threshold for
41
      finding an
  % anomaly
  n \text{ acad} = (N/bheta);
43
  % u k is the expected value/causal mean in the image. Initial
      value is set
  % to the first pixel.. This is wrong!!
u k = 0;
  % tresh is the treshold value used to consider if the pixel is
      an anomaly
50 % or not. I think that it the anomaly detection will be
```

```
normalized ... (???)
  % Grubbs test for setting treshold?
  %tresh = 50;
53
54
  % d acad is the result of Adapative Causal anomaly detection
   d \operatorname{acad} = \operatorname{zeros}(N, 1);
56
57
  %waitbar for progress monitoring
59
  h = waitbar(0, 'Initializing waitbar ...');
60
  % Since this is causal, it is useful to have the value
62
       prev autocorr
   prev_autocorr = 0;
64
  % Causality
   prev u k = 0;
67
   threshold check values = zeros(N,1);
69
  %
70
   location of anomalies zeros(N/2,1);
72
  % for all N= m x n pixels
73
   for j=1:N
74
           % want to store the result of hyperCausalCorr, in case
75
               this pixel isan
           % anomaly. In that case we need to subtract it from the
76
           autocorr = prev autocorr + hyperCausalCorr(M, j);
           prev autocorr = autocorr;
           % Normalizing
79
           %autocorr = autocorr/j;
           % Since anomalies detected transpose is firstly
81
               initialized to
           \% zero, this will sum N/2 elements being zero. This is
           % necessary, and will cost computation time. Find fix
83
           %adaptive autocorr_inv = inv(autocorr -
               anomalies detected transpose sum);
           %adaptive autocorr inv = gauss jordan inverse (autocorr -
                anomalies detected transpose sum, 'all');
  %
              if (j>floor (n acad))
86
  %
                  adaptive autocorr inv = gauss jordan inverse ((
       autocorr - anomalies detected transpose sum)/(n acad-t an),
       all');
  %
              else
  %
                  adaptive autocorr inv = gauss jordan inverse ((
89
       autocorr - anomalies detected transpose sum)/(j-t an), 'all');
```

```
%
                end
90
    %
91
   %
92
     if (j>floor (n acad))
93
          adaptive_autocorr_inv = pinv((autocorr -
94
              anomalies detected transpose sum))/(n acad-t an));
     else
95
                  adaptive autocorr inv = pinv((autocorr -
96
                      anomalies detected transpose sum))/(j-t an));
             end
97
98
99
100
             \%temp\_acad \, = M(:\,,\,j\,)\,.\,\,^{'} \,\,*\,\,adaptive\_autocorr\_inv\,\,*\,M(:\,,\,j\,)\,;
101
             d acad(j) = M(:,j). * adaptive autocorr inv * M(:,j);
102
103
             if (j>floor (n acad))
                  u k un normalized = prev u k + d acad(j) - d acad(j-
105
                      floor (n acad));
                  %u k un normalized = sum(d acad(j-n acad:j));
             else
107
                  u k un normalized = prev u k + d acad(j);
108
             end
             u k = (1/n \text{ acad}) * u k \text{ un normalized};
110
             % u k = abs(u k);
111
112
             %disp(d acad(j)-u k);
113
             threshold check values(j) = d acad(j)-u k;
114
             \%if (abs(d acad(j) - u k)) > tresh
115
             if ((d \operatorname{acad}(j) - u k)) > \operatorname{tresh}
116
                  % This pixel is an anomaly! Add it to the set of
117
                      anomalies
                  anomalies detected (:,t] an M(:,j);
118
                  location of anomalies(t an)=j;
119
                  anomalies_detected_transpose_sum = M(:,j) * M(:,j).
120
                      + anomalies detected transpose sum;
                  t an = t an + 1;
121
122
             end
             prev u k = u k un normalized;
123
             waitbar(j/N,h,'Updated progress ACAD');
124
125
    anomaly map= zeros(1,N);
    for i = 1:1:N/2
127
         if (anomalies detected (1, i)^{\sim} = 0)
128
        pixel pos anomaly = location of anomalies(i);
129
        anomaly map(pixel pos anomaly) = 1;
130
        end
131
    end
132
133
134
```

```
135
136
137 return ;
```

A.2 Testing

A.2.1 Hyper demo detectors

Listing A.6: Hyper Demo Detector

```
1 function hyperDemo detectors
2 % HYPERDEMO DETECTORS Demonstrates target detector algorithms
3 clear; clc; dbstop if error; close all;
4 %
  % Parameters
 %resultsDir = 'E:\One Drive\OneDrive for Business\NTNU\Master\
      Forked MATLAB hyperspectral toolbox\
      MATLAB Hyperspectral toolbox\results';
7 %dataDir = 'E:\One Drive\OneDrive for Business\NTNU\Master\
      Forked MATLAB hyperspectral toolbox\MATLAB DEMO hyperspectral
      \f970619t01p02r02c';
   resultsDir = ['E:\One Drive\OneDrive for Business\NTNU\Master\
      Anomaly detection results\MATLAB\LRX\real image data Cuprite
      scene\' , datestr(now, 'dd-mmm-yyyy')];
   dataDir = 'E:\One Drive\OneDrive for Business\NTNU\Master\
      MATLAB DEMO hyperspectral\f970619t01p02r02c';
  %
11
12
  mkdir (results Dir);
  W Read part of AVIRIS data file that we will further process
  M = hyperReadAvirisRfl(sprintf('%s\\f970619t01p02 r02 sc02.a.rfl
       ', dataDir), [1 100], [1 614], [1 224]);
  M = \text{hyperReadAvirisRfl(sprintf('%s \setminus f970619t01p02 r02 sc04.a.})
      rfl', dataDir), [1 100], [1 614], [1 224]);
18
  M = hyperNormalize(M);
  % Read AVIRIS .spc file
  lambdasNm = hyperReadAvirisSpc(sprintf('%s\\f970619t01p02 r02.a.
      spc', dataDir));
22
 % Isomorph
23
  [h, w, p] = size(M);
<sup>25</sup> M = hyperConvert2d (M);
26 %KSC 2d = hyperConvert2d(KSC);
```

```
M = KSC 2d;
  % Resample AVIRIS image.
  desiredLambdasNm = 400:(2400-400)/(224-1):2400;
  M = hyperResample(M, lambdasNm, desiredLambdasNm);
31
  % Remove low SNR bands.
  goodBands = [10:100 116:150 180:216]; % for AVIRIS with 224
      channels
  %goodbands KSC = [10:100 \ 116:150];
35
  %KSC 2d = KSC 2d(goodbands KSC,:);
36
  %p = length (goodbands KSC);
  M = M(goodBands, :);
  p = length (goodBands);
39
  M Demonstrate difference spectral similarity measurements
41
  M = hyperConvert3d(M, h, w, p);
   target = squeeze(M(11, 77, :));
   figure; plot(desiredLambdasNm(goodBands), target); grid on;
44
       title ('Target Signature; Pixel (32, 257)');
46
  M = hyperConvert2d(M);
47
  % RX Anomly Detector
  %r = hvperRxDetector(M):
  %r = hyperRxDetectorCor(M);
 K=23;
  resultsDir = ['E:\One Drive\OneDrive for Business\NTNU\Master\
      Anomaly detection results \MATLAB\LRX\ real image data Cuprite
      scene\', datestr(now, 'dd-mmm-yyyy')];
  %r = hyperLRxDetectorCorr(M,K);
  \%g = ground truth(h, 614, M, M endmembers);
  %figure; imagesc(g); colorbar;
  treshold = 500;
58
59
   for treshold= 500: 250 :2000
   [r, anomalies detected, location of anomalies,
      last local anomalies set]=hyperLRX anomaly set remover(M,K,
      treshold);
   [r, anomalies detected, location of anomalies,
      last local anomalies set]=hyperLRX anomaly set remover(KSC 2d
       ,K, treshold);
63
65
   figure; imagesc(r); title(['ALRX Detector Results.K=23, tresh ='
66
       num2str(treshold) '.'] ); axis image;
       colorbar;
67
    hyperSaveFigure(gcf, sprintf(['%s\\ALRX Detector Results.K=23,
```

```
tresh ' num2str(treshold) '.png' ], resultsDir));%
69
   %figure; imagesc(r); title(['LRX removing anomalies, tresh = 2000,
       K=25 .']); axis image;
          colorbar:
71
      figure; imagesc(r); title(['LRX Cuprite image data sc02 K='
       num2str(K) '.'] ); axis image;
   %
          colorbar;
73
   % hyperSaveFigure(gcf, sprintf(['%s\\LRX K=25 treshold 500 KSC'
       num2str(treshold) '.png' ], resultsDir));%
   %
75
     anomaly map = hyperConvert3d (anomaly map.', h, w, 1);
76
   figure; imagesc (anomaly map); title (['Anomaly map ACAD, using
       LUTs, treshold = 'num2str(treshold)'.']); axis image;
       colorbar;
78
    hyperSaveFigure(gcf, sprintf(['%s\\Anomaly Map ACAD using LUTs.
79
         treshold= 'num2str(treshold) '.png' ], resultsDir));%
80
81
   end
83
84
   % Constrained Energy Minimization (CEM)
   r = hyperCem(M, target);
   r = hyperConvert3d(r, h, w, 1);
   figure; imagesc(abs(r)); title('CEM Detector Results'); axis
       image:
       colorbar;
89
   hyperSaveFigure(gcf, sprintf('%s\\cem_detector.png', resultsDir)
       );
   % Adaptive Cosine Estimator (ACE)
92
   r = hyperAce(M, target);
   r = hyperConvert3d(r, h, w, 1);
   figure; imagesc(r); title('ACE Detector Results'); axis image;
95
96
   hyperSaveFigure(gcf, sprintf('%s\\ace detector.png', resultsDir)
       );
98
   % Signed Adaptive Cosine Estimator (S-ACE)
   r = hyperSignedAce(M, target);
100
   r = hyperConvert3d(r, h, w, 1);
   figure; imagesc(r); title('Signed ACE Detector Results'); axis
102
       image:
       colorbar;
103
   hyperSaveFigure(gcf, sprintf('%s\\signed ace detector.png',
104
       resultsDir));
105
   % Matched Filter
   r = hyperMatchedFilter(M, target);
```

```
r = hyperConvert3d(r, h, w, 1);
   figure; imagesc(r); title('MF Detector Results'); axis image;
109
       colorbar:
110
   hyperSaveFigure(gcf, sprintf('%s\\mf detector.png', resultsDir))
111
112
   % Generalized Likehood Ratio Test (GLRT) detector
113
   r = hyperGlrt(M, target);
   r = hyperConvert3d(r, h, w, 1);
   figure; imagesc(r); title('GLRT Detector Results'); axis image;
116
        colorbar;
117
   hyperSaveFigure(gcf, sprintf('%s\\cem_detector.png', resultsDir)
118
       );
119
120
   % Estimate background endmembers
121
   U = hyperAtgp(M, 5);
122
123
   % Hybrid Unstructured Detector (HUD)
124
   r = hyperHud(M, U, target);
   r = hyperConvert3d(r, h, w, 1);
   figure; imagesc(abs(r)); title('HUD Detector Results'); axis
       image;
       colorbar;
128
   hyperSaveFigure(gcf, sprintf('%s\\hud detector.png', resultsDir)
       );
130
   % Adaptive Matched Subspace Detector (AMSD)
   r = hyperAmsd(M, U, target);
132
   r = hyperConvert3d(r, h, w, 1);
133
   figure; imagesc(abs(r)); title('AMSD Detector Results'); axis
       image:
       colorbar;
135
   hyperSaveFigure(gcf, sprintf('%s\\amsd detector.png', resultsDir
       )):
   figure; mesh(r); title('AMSD Detector Results');
137
138
   % Orthogonal Subspace Projection (OSP)
139
   r = hyperOsp(M, U, target);
   r = hyperConvert3d(r, h, w, 1);
   figure; imagesc(abs(r)); title('OSP Detector Results'); axis
142
       image;
       colorbar;
143
   hyperSaveFigure(gcf, sprintf('%s\\osp detector.png', resultsDir)
144
       );
```

A.2.2 Generating synthetic images

Listing A.7: Synthetic image 30 30

```
clc; clear; close all;
  %generating random image based on cuprite scene data
  h = 30;
4 \text{ w} = 30;
  %load('E:\One Drive\OneDrive for Business\NTNU\Master\
       ground truthing aviris cuprite \cuprite
       groundTruth Cuprite end12\groundTruth Cuprite nEnd12.mat','-
       mat');
   load('groundTruth Cuprite nEnd12.mat', '-mat');
   M endmembers=M;
   goodBands = [10:100 \ 116:150 \ 180:216]; \%  for AVIRIS with 224
       channels
   M endmembers=M(goodBands,:);
   [n bands, k] = size (M endmembers);
10
   image 30 \ 30 = zeros(30,30,n \text{ bands});
   reference anomaly map = zeros(30,30);
   n true anomalies =4;
   % Setting background
   for i=1:h
15
       for j=1:w
             dice = randi(6);
17
             if dice>4
18
                 image_30_30(i,j,:) = M endmembers(:,1); %setting
                     background to alunite
             elseif dice>2
20
                 image 30 30(i,j,:) = M endmembers(:,6); %setting
21
                     background to Kalonite
             else
                 image 30 30(i,j,:) = M endmembers(:,10);\% setting
23
                     background to pyrope
             end
  %
                 rN = rand;
25
   %
                 image 30 30(i,j,:) = rN * M endmembers(:,1) + 0.25*
26
       M endmembers (:,3)+0.25* M endmembers (:,6)+(1-rN)*
       M endmembers (:,8);
27
  %
               rN= rand;
28
  %
               image(i,j,:) = rN*M \text{ endmembers}(:,1) +0.2*M \text{ endmembers}
29
       (:,3) + 0.2*M endmembers (:,4) + 0.2*M endmembers (:,7) + rN*
       M endmembers (:, 12);
30
31
       end
   end
32
33
  %create kernels with anomalies of size 2x2 with bottom left
35
       pixel in 15,15
   %column locations
36
37
  KERNEL SIZE TWO LOCATION = 15;
```

```
39
   image 30 30 (KERNEL SIZE TWO LOCATION, KERNEL SIZE TWO LOCATION,:)
40
      = M \text{ endmembers}(:,3);
   reference anomaly map (KERNEL SIZE TWO LOCATION+1,
      KERNEL SIZE TWO LOCATION) = 1;
   reference anomaly map (KERNEL SIZE TWO LOCATION,
      KERNEL SIZE TWO LOCATION) = 1;
   reference anomaly map (KERNEL SIZE TWO LOCATION+1,
43
      KERNEL SIZE TWO LOCATION+1)=1;
   reference anomaly map (KERNEL SIZE TWO LOCATION,
      KERNEL SIZE TWO LOCATION+1)=1;
45
   image 30 30 (KERNEL SIZE TWO LOCATION+1, KERNEL SIZE TWO LOCATION
46
       ( \cdot , \cdot ) = M \text{ endmembers} ( \cdot , 3 ) ;
   image 30 30 (KERNEL SIZE TWO LOCATION, KERNEL SIZE TWO LOCATION
       +1; = M endmembers (:,3);
   image 30 30 (KERNEL SIZE TWO LOCATION+1, KERNEL SIZE TWO LOCATION
       +1,:)= M endmembers (:,3);
49
   imnoise (image 30 30, 'gaussian', 1);
   matrix=hyperConvert2d(image 30 30);
  %[d acad, anomaly map, threshold check values] = hyperACAD(matrix
       .100):
  % K is size of kernel
  K=5:
  treshold = 0.9;
  %[r alrx, anomaly map, not used, not use] =
      hyperLRX anomaly set remover(matrix, K, treshold);
   [r alrx, anomaly map, not used] = hyperACAD(matrix, treshold);
57
58
  %d acad 2d = hyperConvert3d(d acad.', 30, 30, 1);
  r alrx 2d = hyperConvert3d(r alrx.', 30, 30, 1);
   anomaly map 2d = hyperConvert3d (anomaly map.', 30, 30, 1);
61
  %figure; imagesc(r alrx 2d); title(['ALRX AD detector, K='
63
       num2str(K) ]); axis image; colorbar;
   figure; imagesc (r alrx 2d); title (['ACAD result, treshold' num2str
       (treshold) ]); axis image; colorbar;
65
   figure; imagesc (anomaly map 2d); title (['ACAD anomaly map,
       treshold= 'num2str(treshold) ]); axis image; colorbar;
67
  % Evaluate the performance of the AD by setting objective
      measures
  % find max value outputted from the AD
  %max ad score = max(r rlx);
treshold percentage = 0.75;
72 predicted anomalies =0;
 % for i=1:w*h
74 %
         if r rlx(i)>=treshold percentage *max ad score
```

```
%
               predicted anomalies = predicted anomalies +1;
75
   %
          end
76
   % end
   n actual anomalies=n true anomalies;
78
   n true anomalies =0;
79
     for i=1:w
80
         for j=1:h
81
        if anomaly map 2d(i, j) == 1
82
             predicted anomalies = predicted anomalies +1;
83
             if reference anomaly map(i,j)==1
84
             n true anomalies=n true anomalies+1;
85
            end
86
        end
87
        end
88
   end
89
90
   false anomalies = predicted anomalies - n true anomalies;
    if predicted anomalies < n actual anomalies
        correctly predicted anomalies = n true anomalies/
93
            n actual anomalies;
   else
94
   correctly predicted anomalies = n true anomalies/
95
        predicted anomalies;
   end
96
97
   %figure; imagesc (d acad 2d); axis image; colorbar;
99
100
   %figure; imagesc (anomaly map 2d); axis image; colorbar;
101
102
   %figure; imagesc (reference anomaly map); axis image; colorbar;
                       Listing A.8: Synthetic image 100x614
   %for Cuprite scene
   clc; close all; clear;
  h = 100;
 w = 614;
   load('groundTruth Cuprite nEnd12.mat', '-mat');
   M endmembers≡M;
   goodBands = [10:100 116:150 180:216]; % for AVIRIS with 224
        channels
   M endmembers=M(goodBands,:);
   [n \text{ bands}, k] = \text{size}(M \text{ endmembers});
   image = zeros(h, w, n bands);
   reference anomaly map = zeros(h, w);
   % Setting background
   for i=1:h
        for j=1:w
14
            dice = randi(6);
15
```

```
if dice>4
16
                image(i, j,:) = M endmembers(:,1); %setting background
17
                     to alunite
            elseif dice>2
18
                image(i,j,:) = M endmembers(:,6); %setting background
19
                     to Kalonite
            else
20
                image(i,j,:) = M endmembers(:,10); % setting
21
                    background to pyrope
           end
22
  %
               rN=rand;
23
  %
               image (i, j,:) = rN*M endmembers (:,1) +0.2*M endmembers
24
       (:,3) + 0.2*M endmembers (:,4) + 0.2*M endmembers (:,7) + (1-rN)*
      M endmembers (:, 12);
        end
25
   end
26
  %imnoise (image, 'gaussian', 1);
29
  %setting 50 random pixels to be an anomaly
31
  \% for i=1: 50
32
  %
         h index=randi(h);
         w index= randi(w);
  %
  %
         signature index = randi([2 \ 12]);
         image(:,h index,w index) = M endmembers(:,signature index)
  %
36
  %
         anomaly map(h index, w index)=1;
37
  % end
38
39
  %create kernels with anomalies of size 1, 5, 10,15, 20, 25 in
       columns 5, 20,50,100, 400,
  %600, in row 35 and 70
41
  %column locations
  KERNEL SIZE ONE LOCATION =50;
  KERNEL SIZE TWO LOCATION = 100;
  KERNEL SIZE FIVE LOCATION =150;
  KERNEL SIZE TEN LOCATION =250;
  KERNEL SIZE FIFTEEN LOCATION =350;
  KERNEL SIZE TWENTY LOCATION =450;
  KERNEL SIZE TWENTYFIVE LOCATION =550;
49
   for i=1:h
50
       if (mod(i, 35) == 0)
51
           image(i,KERNEL SIZE ONE LOCATION,:) = M endmembers(:,3);
52
           reference anomaly map(i, KERNEL SIZE ONE LOCATION)=1;
53
54
           image(i,KERNEL SIZE TWO LOCATION,:) = M endmembers(:,3);
55
           reference anomaly map(i, KERNEL SIZE TWO LOCATION)=1;
57
           image (i, KERNEL SIZE TWO LOCATION +1,:) = M endmembers
58
```

```
(:,3);
           reference anomaly map (i, KERNEL SIZE TWO LOCATION +1)=1;
59
60
           image (i+1,KERNEL SIZE TWO LOCATION,:) = M endmembers
61
           reference anomaly map (i+1,KERNEL SIZE TWO LOCATION) = 1;
62
63
           image(i+1,KERNEL SIZE TWO LOCATION +1,:) = M endmembers
64
                (:,3):
           reference anomaly map (i+1,KERNEL SIZE TWO LOCATION +1)
65
               =1;
            for (j = 5:5:25)
66
                for row =i-floor(j/2):i+floor(j/2)
67
                    switch j
68
                           case 5
69
                               colcenter =KERNEL SIZE FIVE LOCATION;
70
                           case 10
                               colcenter =KERNEL SIZE TEN LOCATION;
72
                           case 15
73
                               colcenter =
                                   KERNEL SIZE FIFTEEN LOCATION;
75
                               colcenter =KERNEL SIZE TWENTY LOCATION
                           case 25
77
                               colcenter =
                                   KERNEL SIZE TWENTYFIVE LOCATION;
                    end
79
                    for col =colcenter-floor(j/2):colcenter+floor(j
80
                        /2)
                         image(row, col,:) = M endmembers(:,3);
81
                         reference anomaly map(row, col)=1;
82
                    end
83
                end
           end
85
       end
86
   end
   imnoise (image, 'gaussian', 1);
88
89
90
91
    matrix=hyperConvert2d(image);
92
93
94
  % r rx = hyperRxDetector(matrix);
  \% r rx 2d = hyperConvert3d(r rx.', h, w, 1);
  % figure; imagesc(reference anomaly map); title(['Expected
       anomaly map']); axis image; colorbar;
  % figure; imagesc(r rx 2d); title(['RX AD results']); axis
       image; colorbar;
```

```
%
   \% max value rx= max(r rx);
100
   % % set 75% of max value as an anomaly
   \% treshold rx = max value rx *0.75;
   % anomaly map rx=zeros(h,w);
   % for i=1:h
   %
          for i=1:w
105
   %
              if r rx 2d(i,j) >=treshold rx
106
   %
                  anomaly map rx(i,j)=1;
   %
              end
108
   %
          end
   % end
   % figure; imagesc(anomaly map rx); title(['RX anomaly map']);
       axis image; colorbar;
   % %check difference RX-anomaly map and reference anomaly map
112
   \% difference from reference rx = zeros(h, w);
   % false anomalies hsuch rx=nnz(anomaly map rx) - nnz(
       reference anomaly map);
   \% if (false anomalies hsuch rx < 0)
          false anomalies hsuch rx=0;
   % end
117
  %
  % for i=1:h
119
   %
120
          for i=1:w
              difference from reference rx(i,j)= (
       reference anomaly map(i,j)- anomaly map rx(i,j));
   %
122
  % end
   % figure; imagesc(difference from reference rx); title(['false
       or undetected anomalies RX'] ); axis image; colorbar;
   % %hyperSaveFigure(gcf, sprintf(['%s\\Undetected anomalies RX'
       '.png' ], resultsDir));%
   %
126
   % nnz rx = nnz(difference from reference rx);
127
   % percent predicted anomalies have rx = (nnz(anomaly map rx) -
       false anomalies hsuch rx)/nnz(reference anomaly map);
129
130
   \% K=25:
   % r rlx =hyperLRxDetectorCorr(matrix,K);
   \% r rlx 2d = hyperConvert3d(r rlx.', h, w, 1);
133
   %
134
   % % anomaly map 2d = hyperConvert3d (anomaly map.', 30, 30, 1);
   % figure; imagesc(r rlx 2d); title(['LRX AD detector, K= ' num2str
136
       (K) ]); axis image; colorbar;
137
   \% treshold=100;
138
139
140
141
```

```
%%ACAD
142
          figure; imagesc (reference anomaly map); axis image; colorbar;
143
144
          false anomalies = zeros(1,10);
145
          true anomalies = zeros(1,10);
146
          correctly predicted anomalies = zeros(1,10);
          counter i=1;
148
          for treshold =0.1:0.1:1
149
          [d acad, anomaly map, threshold check values] = hyperACAD(matrix,
                      treshold);
          d acad 2d = hyperConvert3d(d acad.', h, w, 1);
151
          anomaly map 2d = hyperConvert3d (anomaly map.', h, w, 1);
          figure;imagesc(d acad 2d); title(['ACAD result, treshold = '
153
                      num2str(treshold) ] ); axis image; colorbar;
          figure; imagesc (anomaly map 2d); title (['ACAD anomaly result,
                      treshold = 'num2str(treshold) | ); axis image; colorbar;
          for i=1:h
156
                          for i = 1: w
157
                                      if (anomaly map 2d(i,j)==1 && reference anomaly map(i,j
                                                 ) = = 1)
                                                  true anomalies (counter i) = true anomalies (counter i
159
                                                              )+1;
                                       elseif anomaly map 2d(i,j)==1
160
                                                  false anomalies (counter i) = false anomalies (
161
                                                              counter i)+1;
                                      end
162
                         end
163
                                end
164
              correctly predicted anomalies (counter i) = true anomalies (
165
                        counter i)/nnz(reference anomaly map);
          end
166
          counter i=counter i+1;
167
          end
                                                                   Listing A.9: Hsueh mimicked image
         %%
          clear; clc; close all;
         load('groundTruth Cuprite nEnd12.mat', '-mat');
       w = 200:
         h = 200;
          resultsDir= ['M:\Documents\Forked MATLAB hyperspectral toolbox\
                      HyperSpectralToolbox\figures\Hsueh', datestr(now, 'dd-mmm-
                     уууу ')];
         %resultsDir =regexprep(resultsDir, ':d*', '')
        \% results Dir = \text{'E:} \setminus One \ Drive \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus NINU \setminus Master \setminus One Drive \ for \ Business \setminus One \ for 
                     Anomaly detection results\MATLAB\synthetic images\lol';
```

```
[status, msg, msgID] = mkdir(resultsDir);
12
   M endmembers≡M;
13
   goodBands = [10:100 116:150 180:216]; % for AVIRIS with 224
       channels
   M endmembers=M(goodBands,:);
   [n \text{ bands}, k] = \text{size}(M \text{ endmembers});
16
   image = zeros(h, w, n bands);
   reference anomaly map = zeros(h, w);
  BACKGROUND=0.2*M endmembers (:,1) +0.2*M endmembers (:,3) +0.2*
       M endmembers (:,5)+0.2*M endmembers (:,7)+0.2*M endmembers
       (:,12);
   SNR = 20:
20
   % Setting background
21
   for i=1:h
        for j=1:w
23
            image(i, j, :) = BACKGROUND;
        end
   end
26
  %column locations
  KERNEL SIZE TWO LOCATION =40; % column one
  KERNEL SIZE TWO 2 LOCATION = 70; %column two, mixed pixels
  KERNEL SIZE TWO MIXED LOCATION =100; % column three, mixed pixel
  KERNEL SIZE ONE BKG MIXED LOCATION =130; % column four, mixed
       pixel and background, 50/50
   KERNEL SIZE ONE BKG 75 MIX LOCATION =160; %column five, mixed
33
       pixel and background, 25/75
   M anomaly pure = M endmembers (:, 10);
  M A = M \text{ endmembers}(:,1);
  M B = M \text{ endmembers}(:,3);
  M K = M \text{ endmembers}(:,5);
  M M = M endmembers (:,7);
  M C = M \text{ endmembers}(:, 12);
40
   for i=KERNEL SIZE TWO LOCATION:30:
41
       KERNEL SIZE ONE BKG 75 MIX LOCATION
       %first column
49
        image(i,KERNEL SIZE TWO LOCATION,:) = M anomaly pure;
43
        reference anomaly map(i, KERNEL SIZE TWO LOCATION)=1;
44
45
        image (i, KERNEL SIZE TWO LOCATION +1,:) = M anomaly pure;
46
        reference anomaly map (i, KERNEL SIZE TWO LOCATION +1)=1;
47
48
        image(i+1,KERNEL SIZE TWO LOCATION,:) = M anomaly pure;
        reference\_anomaly\_map\,(\;i+1,\!K\!E\!R\!N\!E\!L\_S\!I\!Z\!E\_T\!W\!O\;L\!O\!C\!A\!T\!I\!O\!N) = \!1;
50
51
        image(i+1,KERNEL SIZE TWO LOCATION +1,:) = M anomaly pure;
        \label{eq:condition} {\tt reference\_anomaly\_map} \ (\ i+1, & {\tt KERNEL \ SIZE \ TWO \ LOCATION \ +1}) = 1;
53
54
```

```
% second column
55
         image (i, KERNEL SIZE TWO 2 LOCATION,:) = M anomaly pure;
56
        reference anomaly map(i, KERNEL SIZE TWO 2 LOCATION)=1;
57
        image (i, KERNEL SIZE TWO 2 LOCATION +1,:) = M anomaly pure;
59
        reference anomaly map(i, KERNEL SIZE TWO 2 LOCATION +1)=1;
60
61
        image(i+1,KERNEL SIZE TWO 2 LOCATION,:) = M anomaly pure;
62
        reference anomaly map(i+1,KERNEL SIZE TWO 2 LOCATION)=1;
63
64
        image(i+1,KERNEL SIZE TWO 2 LOCATION +1,:) = M anomaly pure;
65
        reference anomaly map (i+1,KERNEL SIZE TWO 2 LOCATION +1)=1;
66
67
        for (j=KERNEL SIZE TWO MIXED LOCATION: 30:
68
           KERNEL SIZE ONE BKG 75 MIX LOCATION)
            switch i
69
                   case KERNEL SIZE TWO MIXED LOCATION
                       switch i
71
                           case 40
72
                                image(i+1,j,:) = 0.5*M A + 0.5*M B;
                                image (i+1, j+1,:)=0.5*M A + 0.5*M C;
74
                                image(i, j, :) = 0.5*M A + 0.5*M K;
75
                                image(i, j+1,:) = 0.5*M A + 0.5*M M;
                           case 70
77
                                image(i+1,j,:) = 0.5*M A + 0.5*M B;
78
                                image (i+1, j+1,:)=0.5*M A + 0.5*M C;
79
                                image(i, j, :) = 0.5*M B + 0.5*M K;
80
                                image(i, j+1,:) = 0.5*M B + 0.5*M M;
81
                           case 100
                                image(i+1,j,:) = 0.5*M A + 0.5*M C;
83
                                image (i+1, j+1,:)=0.5*M B + 0.5*M C;
                                image(i, j, :) = 0.5*M C + 0.5*M K;
                                image(i, j+1,:) = 0.5*M C + 0.5*M M;
86
                           case 130
                                image(i+1,j,:) = 0.5*M A + 0.5*M K;
88
                                image (i+1, j+1,:)=0.5*M B +0.5*M K;
89
                                image(i, j, :) = 0.5*M C + 0.5*M K;
                                image(i, j+1,:) = 0.5*M K + 0.5*M M;
91
                          case 160
92
                                image(i+1,j,:) = 0.5*M A + 0.5*M M;
                                image (i+1, j+1,:) = 0.5*M B + 0.5*M M;
94
                                image(i, j, :) = 0.5*M C + 0.5*M M;
95
                                image(i, j+1,:) = 0.5*M K + 0.5*M M;
96
                       end
97
                       reference anomaly map(i,j)=1;
                       reference anomaly map(i+1,j)=1;
99
                       reference anomaly map (i+1,j+1)=1;
100
                       reference anomaly map (i, j+1)=1;
101
                 case KERNEL SIZE ONE BKG MIXED LOCATION
102
                     switch i
103
```

```
case 40
104
                              image(i,j,:) = 0.5*M A + 0.5*BACKGROUND;
105
                               reference anomaly map (i, j) = 1;
106
                         case 70
107
                              image(i,j,:) = 0.5*M B + 0.5*BACKGROUND;
108
                               reference anomaly map(i,j)=1;
109
                         case 100
110
                              image(i,j,:) = 0.5*MC + 0.5*BACKGROUND;
111
                               reference anomaly map(i,j)=1;
112
113
                              image(i, j, :) = 0.5*M K + 0.5*BACKGROUND;
114
                               reference anomaly map(i, j)=1;
115
                         case 160
116
                              image(i, j, :) = 0.5*M M + 0.5*BACKGROUND;
117
                               reference anomaly map(i, j)=1;
118
119
                 case KERNEL SIZE ONE BKG 75 MIX LOCATION
                 switch i
121
122
                         image(i,j,:) = 0.25*MA + 0.75*BACKGROUND;
123
                          reference anomaly map(i, j)=1;
124
125
                         image(i,j,:) = 0.25*M B + 0.75*BACKGROUND;
126
                          reference anomaly map(i, j)=1;
127
                     case 100
128
                         image(i,j,:) = 0.25*MC + 0.75*BACKGROUND;
129
                          reference anomaly map(i, j)=1;
130
                     case 130
131
                         image(i,j,:) = 0.25*M K + 0.75*BACKGROUND;
132
                           reference anomaly map(i, j)=1;
133
                     case 160
134
                         image(i,j,:) = 0.25*MM + 0.75*BACKGROUND;
135
                           reference anomaly map(i, j)=1;
136
                 end
137
            end
138
        end
139
   end
140
   for (i=1:n bands)
141
        image(:,:,i) = awgn(image(:,:,i),SNR);
143
   figure; imagesc (image (:,:,160)); title ('Band 160 of Hsueh-
144
       mimicked image, with gaussian noise'); axis image;
145
   % RX testing
146
   matrix = hyperConvert2d(image);
   r rx=hyperRxDetector(matrix);
   r rx = hyperConvert3d(r_rx.', h, w, 1);
149
   figure; imagesc (reference anomaly map); title (['Expected anomaly
150
        map']); axis image; colorbar;
   hyperSaveFigure(gcf, sprintf(['%s\\hsueh expected anomaly map'''
```

```
.png'], resultsDir));%
    figure; imagesc(r_rx); title(['RX AD ']); axis image; colorbar;
    hyperSaveFigure(gcf, sprintf(['%s\\RX AD' '.png'], resultsDir))
153
        ;%
   \max \text{ value } rx = \max(r rx);
154
    \max \text{ value } rx = \max(\max \text{ value } rx);
   % set 90% of max value as an anomaly
156
    treshold rx = max value rx*0.90;
157
    anomaly map rx=zeros(h,w);
158
    correctly_predicted_anomalies_rx=0;
159
    for i=1:h
160
        \begin{array}{ll} \textbf{for} & j = 1 \text{:w} \end{array}
161
             if r rx(i,j) >= treshold rx
162
                 anomaly map rx(i,j)=1;
163
                 if reference anomaly map(i,j)==1
164
                      correctly predicted anomalies rx =
165
                          correctly predicted anomalies rx+1;
                 end
166
            end
167
        end
169
    figure; imagesc (anomaly map rx); title (['RX anomaly map']);
170
        axis image; colorbar;
    hyperSaveFigure(gcf, sprintf(['%s\\RX anomaly map''.png'],
171
        resultsDir));%
   %check difference RX-anomaly map and reference anomaly map
172
    difference from reference rx = zeros(h,w);
173
    false anomalies hsuch rx=nnz(anomaly map rx) - nnz(
        reference anomaly map);
    if (false anomalies hsuch rx < 0)
175
        false anomalies hsuch rx=0;
   end
177
178
    for i=1:h
        for j=1:w
180
             difference from reference rx(i,j) = (
181
                 reference anomaly map(i,j)- anomaly map rx(i,j));
        end
182
   end
183
    figure; imagesc (difference from reference rx); title (['false or
        undetected anomalies RX']); axis image; colorbar;
    hyperSaveFigure(gcf, sprintf(['%s\\Undetected anomalies RX''.
185
        png' ], resultsDir));%
186
    nnz rx = nnz(difference from reference rx);
187
    percent predicted anomalies hsuch rx = (
188
        correctly predicted anomalies rx)/nnz((reference anomaly map)
        );
189
190
```

```
% LRX without anomaly removal
   difference from reference lrx = zeros(h,w);
192
   counter i=1;
193
   anomaly map alrx=zeros(1,h*w);
194
   for K=5:5:30 % 35 bugged
195
     difference from reference lrx = zeros(h,w);
196
     r lrx=hyperLRxDetectorCorr(matrix,K);
197
    r lrx = hyperConvert3d(r lrx.', h, w, 1);
198
     figure; imagesc(r lrx); title(['LRX K=' num2str(K)] ); axis
199
        image; colorbar;
     hyperSaveFigure(gcf, sprintf(['%s\\LRX K=' num2str(K) '.png'],
200
          resultsDir));%
    max value lrx= max(r lrx);
201
    \max value lrx = \max(\max value lrx);
202
   % set 75% of max value as an anomaly
   treshold lrx = max value lrx*0.75;
204
   anomaly map lrx=zeros(h,w);
   correctly predicted anomalies lrx =0;
    for i=1:h
207
        for j=1:w
            if r lrx(i,j) >= treshold lrx
209
                anomaly map lrx(i,j)=1;
210
                if reference anomaly map(i,j)==1
                     correctly predicted anomalies lrx =
212
                        correctly predicted anomalies lrx+1;
213
                end
            end
214
        end
   end
216
217
     for i=1:h
        for j=1:w
219
            difference from reference_lrx(i,j)= (
220
                reference anomaly map (i, j) - anomaly map lrx(i, j);
        end
221
222
     figure; imagesc (difference from reference lrx); title (['False
223
        or undetected anomalies LRX, K=' num2str(K)]); axis image;
        colorbar:
     hyperSaveFigure(gcf, sprintf(['%s\\false anomalies LRX K='
224
        num2str(K) '.png' ], resultsDir));%
   false anomalies hsuch lrx(counter i)=nnz(anomaly map lrx) - nnz(
       reference anomaly map);
   if (false anomalies hsuch lrx(counter i)<0)
226
        false anomalies hsuch lrx(counter i)=0;
228
   percent predicted anomalies hsuch lrx(counter i) =
229
       correctly predicted anomalies lrx/nnz(reference anomaly map);
   %percent predicted anomalies hsuch lrx(counter i) = (nnz(
       anomaly map lrx) - false anomalies hsuch lrx)/nnz(
```

```
reference anomaly map);
    nnz lrx(counter i) = nnz(difference from reference lrx);
231
232
    counter i = counter i +1;
   end
233
   %%
234
   %LRX with anomaly removal
   difference from reference lrx ad remov = zeros(h,w);
236
   \mathtt{counter\_i}\!=\!1;
237
   correctly predicted anomalies alrx=0;
   treshold = 250;
239
   for K=5:5:35
240
    difference from reference lrx ad remov = zeros(h,w);
241
    [r lrx ad remov, anomaly map alrx, location of anomalies, lsllsl]=
242
        hyperLRX anomaly set remover(matrix, K, treshold);
    r lrx ad remov = hyperConvert3d(r lrx ad remov.', h, w, 1);
243
    figure; imagesc(r lrx ad remov); title(['ALRX AD K=' num2str(K)
244
        ); axis image; colorbar;
    hyperSaveFigure(gcf, sprintf(['%s\\ALRX AD K=' num2str(K) '.png
245
          , resultsDir));%
    anomaly map alrx 2d = hyperConvert3d (anomaly map alrx.', h, w, 1);
         for i=1:h
247
            for j=1:w
248
                if anomaly map alrx 2d(i,j) ==1 &&
                    reference anomaly_map(i,j) ==1
250
                correctly predicted anomalies alrx =
                    correctly predicted anomalies alrx +1;
                end
251
            end
252
253
    false_anomalies_hsueh_alrx(counter i)=nnz(anomaly map alrx) -
254
        correctly predicted anomalies alrx;
   % if (false anomalies hsuch alrx(counter i) < 0)
255
   %
          false anomalies hsuch alrx=0;
256
   % end
   %percent predicted anomalies hsuch alrx(counter i) = (nnz(
       anomaly map alrx) - false anomalies hsuch alrx)/nnz(
       reference anomaly map);
   percent predicted anomalies hsuch alrx(counter i) =
259
       correctly predicted anomalies alrx/nnz(reference anomaly map)
       ;
260
   figure; imagesc (difference from reference rx); title (['False or
       undetected anomalies ALRX AD, K=' num2str(K)]); axis image;
       colorbar:
    hyperSaveFigure(gcf, sprintf(['%s\\false anomalies ALRX AD K='
        num2str(K) '.png' |, resultsDir));%
    nnz lrx(counter i) = nnz(difference from reference lrx ad remov
263
    counter i = counter i +1;
264
   end
265
```

```
266
267
               % ACAD
268
                matrix = hyperConvert2d(image);
269
                 treshold= 0.9;
270
                 [r acad, anomaly map, not used]=hyperACAD(matrix, treshold);
                r_acad = hyperConvert3d(r_acad.', h, w, 1);
                 figure \; ; \; \; imagesc (reference\_anomaly\_map) \; ; \; \; title \; ([\; 'Expected \; \; anomaly \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; ] \; ) \; ; \; \; title \; ([\; 'Expected \; ] \; ) \; ; \; \; title \; ([\; ?Expected \; ] \; ) \; ; \; \; title \; ([\; ?Expected \; ] \; ) \; ; \; \; title \; ([\; ?Expected \; ] \; ) \; ; \; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; ([\; ?Expected \; ] \; ) \; ; \; title \; (
                                      map'] ); axis image; colorbar;
                 figure; imagesc(r acad); title(['ACAD']); axis image; colorbar
274
                 figure; imagesc (anomaly map); title (['Anomaly map']); axis
275
                                  image; colorbar;
276
              % format data
277
                r acad formatted = zeros(w,h);
278
                 for i = 1: w
                                    for j=1:h
280
                                                       if r \operatorname{acad}(i, j) < 0
281
                                                                          \overline{r} acad formatted (i, j) = 0;
                                                        elseif r_acad(i,j) > 0 &  isinf(r_acad(i,j))
283
                                                                          r \text{ acad formatted}(i,j) = r \text{ acad}(i,j);
284
                                                        else
                                                                          r acad formatted (i, j) = 0;
286
                                                      end
287
                                   end
288
              end
289
```

Appendix B

VHDL Code description

Most of the entities are written in the code-writing technique called the two-process method, introduced by Jiri Gaisler. This technique is described on the following webpage:

"https://www.gaisler.com/doc/vhdl2proc.pdf".

The two-process method divides the code into two processes; one asynchronous process and one synchronous process. The algorithm to be executed by the entity is located within the asynchronous block. Results of the asynchronous block get registered into the synchronous process. The asynchronous process uses variables to a wide extent. Record types are also widely used. A two-process entity can be seen in Figure B.1.




Figure 20: Generic two-process circuit

Figure B.1: Two process method.

Appendix C

VHDL code

C.1 ACAD correlation

Listing C.1: ACAD correlation

```
library IEEE;
   use IEEE.std logic 1164.all;
   use ieee.numeric std.all;
   library work;
   use work. Common types and functions. all;
  -- Correlation module with AXI lite stream interface
   entity acad correlation is
                                          std logic vector (P BANDS*
     port (din
10
        PIXEL DATA WIDTH-1 downto 0);
                                              ---Horizontal
11
                                              --input vector
          valid
                                  : in
                                           std logic;
13
          clk
                                  : in
                                           std logic;
14
          clk en
                                  : in
                                           std logic;
                                           std logic;
          reset n
                                  : in
16
                                  : out std_logic_vector(P BANDS*
          dout
17
              PIXEL DATA WIDTH*2*2 -1 downto
                                               -- writing two 32-bit
18
                                               elements per cycle
          valid out
                                           std logic;
19
                                  : out
          writes done on column : out
                                          std logic vector (log2 (
20
              P BANDS/2) downto 0)
          );
21
  end acad correlation;
22
  architecture Behavioral of acad correlation is
  - using 18kbit BRAM, one for odd indexes, one for even per row
```

```
of the
    - correlation matrix. This results in P BANDS 36kbit BRAMs
      actually being synthesized.
     constant NUMBER OF WRITES PER CYCLE: integer range 0 to 2
27
                := 2: -
28
     constant NUMBER OF WRITES PER COLUMN : integer range 0 to
30
        P BANDS/2 := P BANDS/2;
31
     signal r write address
                              : integer range 0 to B RAM SIZE-1
        := 0;
     signal write done on column: integer range 0 to P BANDS/2
33
        := 0;
     signal flag has read first : std logic :=
34
       '0'; --first element in the read-write pipeline
35
     signal flag has read second : std logic :=
       '0'; --second element in the read-write pipeline
37
     signal write enable
                         : std logic := '0';
38
     signal read enable
                             : std logic := '1';
39
     signal read address
                            : integer range 0 to B RAM SIZE-1;
40
     signal write address
                            : integer range 0 to B RAM SIZE-1;
41
     signal flag first pixel : std logic := '1';
42
    - indicates that the current pixel working on is the first
43
     signal r dout prev : std logic vector (P BANDS*PIXEL DATA WIDTH
44
        *2*2-1 downto
                                            0); — Previous value
                                                   - outputted from
46
                                                     the BRAMs.
     signal r_read_address
                                              : integer range 0 to
        B RAM SIZE-1
                                      := 0:
     constant EVEN ROW TOP INDEX INPUT
                                              : integer range 0 to
48
        P BANDS*PIXEL DATA WIDTH-1
                                     := P BANDS*PIXEL DATA WIDTH-1;
     constant EVEN ROW TOP INDEX CORRELATION: integer range 0 to
49
        P BANDS*PIXEL DATA WIDTH*2-1 := P BANDS*PIXEL DATA WIDTH
        *2-1;
     signal dout BRAMS
                                              : std logic vector(
50
        P BANDS*PIXEL DATA WIDTH*2*2-1 downto 0):= (others=>'0');
51
52
54
55
```

```
begin
56
57
58
     GEN BRAM 18 updates : for i in 0 to P BANDS-1 generate
59
         - Generating N BRAMS = P BANDS BRAM 36 kbits.
60
       signal data in even i, data in odd i, data out even i,
61
           data out odd i : std logic vector (B RAM BIT WIDTH -1
           downto 0);
    -value read from BRAM (odd index) before writing to address
     begin
63
       -- Block ram row for even addresses and row indexes of the
64
           correlation matrix
       block ram even : entity work.block ram
65
          generic map (
66
           B_RAM SIZE
                             => B RAM SIZE,
67
           B RAM BIT WIDTH \Rightarrow B RAM BIT WIDTH)
68
          port map (
            clk
                           \Rightarrow clk,
70
            aresetn
                           \Rightarrow reset n,
71
                           => data in even i,
            data in
                           => write enable,
            write enable
73
            read enable
                           => read enable,
74
            read address
                           => read address,
            write address => write address,
76
            data out
                           => data out even i);
         - Block ram row for odd addresses and row indexes of the
           correlation matrix
       block ram odd : entity work.block ram
79
          generic map (
80
            B RAM SIZE
                             => B RAM SIZE,
81
           B RAM BIT WIDTH => B RAM BIT WIDTH)
          port map (
            clk
                           => clk,
84
            aresetn
                           \Rightarrow reset n,
            data in
                           \Rightarrow data_in_odd_i,
86
            write_enable
                           => write enable,
87
            read enable
                           => read enable,
                           => read address,
            read address
89
            write address => write address.
90
                           => data out odd i);
91
            data out
92
      generate P BAND write PROCESSES writes on clock cycle after
93
       process (clk, clk en, din, valid, reset n, r write address,
94
           read address, write address, data out odd i,
           data out even i, write done on column, flag first pixel,
           write enable)
           - a factor 0x is the even indexed row factor
95
         -- b factor 0x is the odd indexed row factor
96
          variable a factor 01 i
                                                     : std logic vector(
97
             PIXEL DATA WIDTH-1 downto 0);
```

```
variable a factor 02 i
                                                     : std logic vector(
              PIXEL_DATA_WIDTH-1 downto 0);
          variable b factor 01 i
                                                     : std logic vector(
              PIXEL DATA WIDTH-1 downto 0);
          variable b factor 02 i
                                                     : std logic vector(
100
              PIXEL DATA WIDTH-1 downto 0);
          variable v input even i, v input odd i : std logic vector(
101
              B RAM BIT WIDTH-1 downto 0);
          variable v data out prev even i
                                                     : std logic vector(
102
              PIXEL DATA WIDTH*2-1 downto 0);
                                                     : std logic vector(
          variable v_data_out_prev_odd_i
103
              PIXEL DATA WIDTH*2-1 downto 0);
        begin
104
105
          if rising_edge(clk) and clk en = '1' then
            if reset n = 0 or valid = 0 then
107
              a factor 01 i := (others \Rightarrow '0');
108
              a factor 02 i := (others \Rightarrow '0');
109
              b factor 01 i := (others \Rightarrow '0');
110
              b factor 02 i := (others \Rightarrow '0');
112
            elsif valid = '1' and write done on column <=
113
                NUMBER OF WRITES PER COLUMN-1 and write enable = '1'
                then --- and to integer (unsigned (write done on column)
                ) > 0 then
              if flag first pixel = '0' then
114
                --input din is horizontal vector. A/B factor 01 is
115
                     the transposed
                --vertical element factor of the product din.' * din
116
                     . A/B factor 02 is
                -- the horizontal element.
                 a factor 01 i := din(PIXEL DATA WIDTH -1 +
118
                    PIXEL DATA WIDTH*write done on column*
                    NUMBER OF WRITES PER CYCLE downto
                    PIXEL DATA WIDTH*write done on column*
                    NUMBER_OF_WRITES_PER_CYCLE);
                 \label{eq:b_factor_01_i} b\_factor\_01\_i \ := \ din\left( PIXEL\_DATA \ WIDTH*2-1 \ + \right.
119
                    PIXEL DATA WIDTH*write done on column*
                    NUMBER OF WRITES PER CYCLE downto
                    PIXEL DATA WIDTH + PIXEL DATA WIDTH*
                    write done on column*NUMBER OF WRITES PER CYCLE);
                -- "Horizontal" element
120
                 a factor 02 i := din(P BANDS*PIXEL DATA WIDTH -(
121
                    P BANDS-i)*PIXEL DATA WIDTH + PIXEL DATA WIDTH-1
                    downto P BANDS*PIXEL DATA WIDTH-((P BANDS - i)*
                    PIXEL DATA WIDTH));
                 b factor 02 i := a factor 02 i;
122
123
                 v input even i := std logic vector(to signed(
124
                     to integer (signed (a factor 01 i)) *to integer (
```

```
signed (a factor 02 i)), v input even i'length));
                v_{input\_odd\_i} := std\_logic\_vector(to\_signed(
125
                    to integer (signed (b factor 01 i)) *to integer (
                    signed (b factor 02 i)), v input odd i'length));
126
                v data out prev even i := r dout prev(P BANDS*
127
                   PIXEL_DATA_WIDTH*2-(P BANDS-i)*PIXEL DATA WIDTH*2
                    + PIXEL DATA WIDTH*2-1 downto P BANDS*
                   PIXEL DATA WIDTH*2-((P BANDS-i)*PIXEL DATA WIDTH
                    *2));
                v data out prev odd i := r dout prev(P BANDS*
128
                   PIXEL DATA WIDTH*NUMBER OF WRITES PER CYCLE*2-(
                   P BANDS-i)*PIXEL DATA WIDTH*2+PIXEL DATA WIDTH
                   *2-1 downto P BANDS*PIXEL DATA WIDTH*
                   NUMBER OF WRITES PER CYCLE*2-(P BANDS-i)*
                   PIXEL DATA WIDTH*2);
129
                data in even i <= std logic vector(to signed(
130
                    to integer (signed (v input even i))+ to integer (
                    signed (v data out prev even i)), data in even i'
                    length));
                data in odd i <= std logic vector(to signed(
131
                    to integer(signed(v input odd i)) + to integer(
                    signed (v data out prev odd i)), data in odd i'
                    length));
132
              elsif flag first pixel = '1' then
133
               -- special case for the first pixel written, where
134
               -- the data contained in the BRAM is not
135
                 - initialized to something known.
136
               -- input din is horizontal vector. A/B factor 01 is
137
                    the transposed
                 -vertical element factor of the product din.' * din
138
                    . A/B factor 02 is
                -- the horizontal element.
139
                a factor 01 i := din(PIXEL DATA WIDTH -1 +
140
                   PIXEL DATA WIDTH*write done on column*
                   NUMBER OF WRITES PER CYCLE downto
                   PIXEL DATA WIDTH*write done on column*
                   NUMBER OF WRITES PER CYCLE);
                b factor 01 i := din(PIXEL DATA WIDTH*2-1 +
141
                   PIXEL DATA WIDTH*write done on column *
                   NUMBER OF WRITES PER CYCLE downto
                   PIXEL DATA WIDTH + PIXEL DATA WIDTH*
                    write done on column*NUMBER OF WRITES PER CYCLE);
                   "Horizontal" element
149
                a factor 02 i := din(P BANDS*PIXEL DATA WIDTH -(
143
                   P BANDS-i)*PIXEL DATA WIDTH + PIXEL DATA WIDTH-1
                   downto P BANDS*PIXEL DATA WIDTH-((P BANDS - i)*
                   PIXEL DATA WIDTH));
```

```
b factor 02 i := a factor 02 i;
144
145
                v input even i := std logic vector(to signed(
146
                    to integer (signed (a factor 01 i)) *to integer (
                    signed (a factor 02 i)), v input even i'length));
                v input odd i := std logic vector(to signed(
147
                    to integer (signed (b factor 01 i)) *to integer (
                    signed (b factor 02 i)), v input odd i'length));
                data in even i <= v input even i;
148
                data in odd i <= v input odd i;
149
              end if;
150
            end if;
152
         end if;
153
       end process;
155
       -- Even row of output
       dout BRAMS(P BANDS*PIXEL DATA WIDTH*2-(P BANDS-i)*
157
           PIXEL DATA WIDTH*2 +PIXEL DATA WIDTH*2-1 downto P BANDS*
           PIXEL DATA WIDTH*2 -(P BANDS-i)*PIXEL DATA WIDTH*2)
           <= data out even i;
       dout (P BANDS*PIXEL DATA WIDTH*2-(P BANDS-i)*PIXEL DATA WIDTH
158
           *2 +PIXEL DATA WIDTH*2-1 downto P BANDS*PIXEL DATA WIDTH
           *2 -(P BANDS-i)*PIXEL DATA WIDTH*2)
           <= data in even i;
       -- Odd row of output
159
       dout BRAMS(P BANDS*PIXEL DATA WIDTH*2-(P BANDS-i)*
160
           PIXEL DATA WIDTH*2+ PIXEL DATA WIDTH*2-1+
           EVEN ROW TOP INDEX CORRELATION+1 downto P BANDS*
           PIXEL DATA WIDTH *2 - (P BANDS-i)*PIXEL DATA WIDTH*2 +
           EVEN_ROW_TOP_INDEX_CORRELATION+1) <= data out odd i;
       dout (P BANDS*PIXEL DATA WIDTH*2-(P BANDS-i)*PIXEL DATA WIDTH
161
           *2+ PIXEL DATA WIDTH*2-1+EVEN ROW TOP INDEX CORRELATION+1
            downto P BANDS*PIXEL DATA WIDTH *2 - (P BANDS-i)*
           PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX CORRELATION+1)
                 <= data in odd i;
162
163
     end generate;
164
     - Register in old values of dout
165
     process (clk, clk en, dout)
166
     begin
167
        if rising edge(clk) and clk en = '1' then
168
         --r dout prev <= dout;
169
         r dout prev <= dout BRAMS;
170
       end if;
     end process;
172
173
```

```
174
175
   - process to drive address and control
176
      process (clk, clk en, r write address, write done on column,
177
          reset n, valid, flag has read second, flag has read first)
178
      begin
179
        if rising edge(clk) and clk en = '1' then
180
          if reset n = 0, then
                                               --or valid = '0' then
181
            r\_write address
                                   = 0;
182
            read address
                                   <= 0;
183
                                   <= '0';
            write enable
            read enable
                                   <= '1';
185
            write\_done\_on\_column <= 0;
186
             flag has_read_first
                                   <= '0';
187
             flag first pixel
                                   <= '1';
188
            valid out <= '0';
          elsif valid = '0' then
190
             write enable
                                   <= '0'
191
                                   <= '0';
             flag_has read first
            flag has read second <= '0';
193
            valid out \ll '0';
194
          elsif valid = '1' and write done on column <=
195
              NUMBER OF WRITES PER COLUMN-1 and flag first pixel =
              '1' then
             if flag has read first = '0' then
196
                - Need to read first element of the pixel before
197
                   starting any writes
               flag has read first <= '1';
198
               read address
                                    <= r_write_address;</pre>
199
               write address
                                    <= r write address;
200
               read enable
                                    <= '1';
201
               write enable
                                    <= '1';
202
               valid out <= '0';
             elsif flag has read first = '1' and write enable = '1'
204
               r write address
                                     <= r write address +1;
               write address
                                     <= r_write_address;</pre>
206
               read address
207
                                     \leq r write address+1;
                                     <= '1';
               write enable
208
               write done on column \le write done on <math>column + 1;
209
               valid out <= '1';
210
            end if;
211
            - Going to buffer two read elements.
212
          elsif valid = '1' and write done on column <=
213
              NUMBER OF WRITES PER COLUMN-1 and flag first pixel =
              '0' then
             if flag has read first = '0' and flag has read second =
214
                 '0' then
              - Need to read first element of the pixel before
215
```

```
starting any writes
               flag_has_read_first <= '1';
216
217
               read address
                                    <= r write address;
               write address
                                    <= r write address;
218
                                     <= '1';
               read enable
219
                                     <= '0';
               write enable
220
               valid\_out <= '0';
221
             elsif flag_has_read_first = '1' and write_enable = '0'
222
                and flag has read second = '0' then
               read address
                                      <= r write address +1;
223
               read_enable
                                      <= '1';
224
               flag has read second <= '1';
225
               r read address
                                      <= r read address +1;
226
               valid out <= '0';
227
            end if;
228
             if flag has read second = '1' and write enable = '0'
229
               write address
                              <= r write address;
230
                               <= r write address+2;
               read address
231
               write enable
                               <= '1';
               r read address \le r read address +1;
233
               valid out \ll '0';
234
             elsif flag has read second = '1' and write enable = '1'
                then
236
               r write address
                                      \leq r write address +1;
               write address
                                      <= r write address;</pre>
237
               read address
                                      <= r read address;
238
               r read address
                                     \leq r read address +1;
239
               write done on column <= write done on column + 1;
240
               valid_out <= '1';</pre>
241
            end if;
242
          elsif valid = '1' and write done on column >
243
              NUMBER OF WRITES PER COLUMN-1 then
              - New pixel coming on data in input
            - Assuming consequent pixels are hold valid, starting
245
                working on

    next pixel next cycle;

            valid out <= '1';
247
            r write address
                                   <= 0;
248
            r read address
                                   <= 0;
249
            read address
                                   <= 0:
250
                                   <= '0';
            write enable
251
            write done on column \ll 0;
252
            flag has read first <= '0';
253
            flag has read second <= '0';
254
            -- Now one pixel has been finished processed, the
255
                contents of the
            -- BRAM is at least known
256
             flag first pixel
                                   <= '0';
257
          end if;
258
```

C.2 Elimination core

The entity referred to as **Elimination core** in the thesis, is named **backward elim core** in the VHDL code.

Listing C.2: Elimination core

```
1
  library IEEE;
  use IEEE.std logic 1164.all;
  use ieee.numeric std.all;
  --use IEEE.fixed pkg.all;
  library work;
  use work. Common types and functions. all;
    - This core is utilized by both backward and forward
10
       elimination
   entity backward elim core is
11
                                        std logic;
     port (clk
                                 : in
12
                                        std logic;
          reset n
                                 : in
13
          clk en
                                        std logic;
                                 : in
14
          input backward elim
                                 : in
                                        input elimination reg type;
15
          output backward elim : out
16
              output backward elimination reg type);
   end backward elim core;
17
   architecture Behavioral of backward elim core is
19
20
     signal r, r in
                                  : input elimination reg type;
21
                                  : signed (PIXEL DATA WIDTH*2-1
     constant ONE
22
         downto 0) := (0 \Rightarrow '1', others \Rightarrow '0');
     constant PRECISION SHIFT
                                 : integer range 0 to 3
23
                           := 3; -- Used to specify numbers of
                                                - shift of rji
     signal divisor is negative : std logic;
25
     -- If the divisor is negative, we need to take two's
26
         complement of the divisor
                                  : std logic vector (PIXEL DATA WIDTH
     signal divisor
27
         *2 -1 downto 0);
```

```
signal divisor valid
                                  : std logic
                                       := '0';
     signal remainder valid
                                  : std logic
29
                                       := '0';
     type remainders array is array (0 to PIXEL DATA WIDTH*2-2) of
30
         std logic vector (PIXEL DATA WIDTH*2-1 downto 0);
     signal remainders
                                  : remainders array;
31
     signal msb index
                                  : integer range 0 to 31; — msb of
32
          the divisor (unsigned)
     signal msb valid
                                  : std logic
33
                                       := '0';
     - to be used in two's complement.
34
     signal divisor lut
                                  : unsigned (DIV PRECISION-1 downto
35
         0);
     signal divisor inv
                                  : unsigned (DIV PRECISION-1 downto
36
         0);
   begin
37
38
     division lut 2: entity work.division lut
39
       port map (
              => divisor lut,
41
         v inv \Rightarrow divisor inv);
42
     input to divisor lut : process (msb valid, msb index)
44
45
     begin
       if msb valid = '1' and msb index<=DIV PRECISION then
46
         divisor lut <= to unsigned(to integer(unsigned(divisor)),
47
             DIV PRECISION);
       else
48
         divisor lut <= to unsigned(0, DIV PRECISION);
49
       end if;
50
     end process;
52
     check_if_divisor_is_negative : process(input_backward_elim.
54
         state_reg.state, input backward elim.row i,
         input backward elim.valid data, reset n)
     begin
55
       if reset n = '0' or not(input backward elim.state reg.state
56
           = STATE LAST DIVISION) then
         divisor valid
                              <= '0':
57
         divisor is negative <= '0';
58
                              <= std logic vector(to signed(1,
         divisor
59
             PIXEL DATA WIDTH*2));
       elsif(input_backward_elim.row_i(input_backward_elim.index_i)
60
           (PIXEL DATA WIDTH*2-1) = '1' and input backward elim.
           valid data = '1') then
         -- row[i][i] is negative
61
         -- using the absolute value
62
         divisor is negative <= '1';
63
```

```
divisor
                              <= std logic vector(abs(signed(
             input backward elim.row i(input backward elim.index i))
             ));
          divisor valid
                              <= '1':
65
        elsif input backward elim.valid data = '1' then
66
          divisor is negative <= '0';
                              <= std logic vector(
          divisor
68
             input backward elim.row i(input backward elim.index i))
                              <= '1':
          divisor valid
69
        else
70
                              <= '0';
          divisor valid
71
          divisor_is_negative <= '0';
72
                              <= std logic vector(to signed(1,
73
             PIXEL DATA WIDTH*2));
       end if;
74
     end process;
75
76
77
     - generate PIXEL DATA WIDTH*2-1 number of shifters that shifts
    - A[i][i] n places in order to see how many shifts yield the
79
    - approximation to the division. Don't need to shift the
    - 31 bit as this is the sign bit.
81
     generate shifters: for i in 1 to PIXEL DATA WIDTH*2-1
82
         generate
       signal remainder after approximation i:
83
           remainder after approximation record;
84
        process (divisor, divisor valid, reset n, input backward elim
85
            .state reg)
       begin
86
          if reset_n = '0' or not(input backward elim.state reg.
87
             state = STATE LAST DIVISION) then
            remainder_after_approximation_i.remainder
88
                std logic vector(shift right(signed(divisor), i));
            remainder after approximation i.number of shifts <= i;
89
            remainder_after_approximation_i.remainder_valid <= '0';
90
          elsif divisor valid = '1' then
            remainder after approximation i.remainder
                std logic vector(shift right(signed(divisor), i));
            remainder after approximation i.number of shifts <= i;
            remainder after approximation i.remainder valid <= '1';
94
95
            remainder after approximation i.remainder
96
               std logic vector(shift right(signed(divisor), i));
            remainder after approximation i.number of shifts <= i;
97
            remainder after approximation i.remainder valid <= '0';
          end if;
99
       end process;
100
```

```
remainders (i-1) \le remainder after approximation i.remainder
101
        remainder valid <= remainder after approximation i.
102
            remainder valid;
      end generate;
103
104
105
      find msb: process(divisor valid, input backward elim, reset n
106
            divisor)
      begin
107
        if divisor valid = '1' and reset n = '1' then
108
          --For PIXEL DATA WIDTH = 16.
          if divisor(30) = '1' then
110
            msb\ index <=\ 30;
111
             msb valid \ll '1';
112
           elsif divisor (29) = '1' then
113
            msb index \le 29;
             msb_valid <= '1';
115
           elsif divisor (28) = '1' then
116
            msb index <= 28;
             msb valid <= '1';
118
           elsif divisor (27) = '1' then
119
            msb index <= 27;
             msb valid <= '1';
121
           elsif divisor (26) = '1' then
122
            msb index <= 26;
123
             msb valid <= '1';
124
           elsif divisor (25) = '1' then
125
            msb index <= 25;
126
             msb_valid <= '1';
127
           elsif divisor (24) = '1' then
128
            msb index <= 24;
129
             msb_valid <= '1';
130
           elsif divisor (23) = '1' then
131
            msb index \ll 23;
132
             msb valid <= '1';
133
           elsif divisor (22) = '1' then
            msb index <= 22;
135
             msb valid <= '1';
136
           elsif divisor (21) = '1' then
137
            msb index <= 21;
138
             msb_valid <= '1';
139
           elsif divisor (20) = '1' then
140
            msb index \le 20;
141
             msb valid <= '1';
142
           elsif divisor (19) = '1' then
143
            msb index <= 19;
144
             msb valid \ll '1';
145
           elsif divisor (18) = '1' then
146
            msb index \ll 18;
147
```

```
msb valid <= '1';
148
           elsif divisor (17) = '1' then
149
150
             msb index \ll 17;
             msb valid \ll '1';
151
           elsif divisor (16) = '1' then
152
             msb index <= 16;
153
             msb valid \ll '1';
154
           elsif divisor (15) = '1' then
155
             msb index <= 15;
156
             msb\_valid \le '1';
157
           elsif divisor (14) = '1' then
158
             msb index <= 14;
159
             msb valid \ll '1';
160
           elsif divisor (13) = '1' then
161
             msb index <= 13;
162
             msb valid \ll '1';
163
           elsif divisor (12) = '1' then
164
             msb index <= 12;
165
             msb valid \ll '1';
166
           elsif divisor (11) = '1' then
             msb index \ll 11;
168
             msb valid \ll '1';
169
           elsif divisor (10) = '1'then
170
             msb index <= 10;
171
172
             msb valid \ll '1';
           elsif divisor (9) = '1' then
173
             msb index <= 9;
174
             msb valid \ll '1';
175
           elsif divisor (8) = '1' then
176
             msb index <= 8;
177
             msb valid \ll '1';
178
           elsif divisor(7) = '1' then
179
             msb index <= 7;
180
             msb valid \ll '1';
181
           elsif divisor (6) = '1' then
182
             msb index <= 6;
183
             msb valid \ll '1';
           elsif divisor (5) = '1' then
185
             msb index <= 5;
186
             msb valid \ll '1';
187
           elsif divisor (4) = '1' then
188
             msb index <= 4;
189
             msb valid <= '1';
190
           elsif divisor (3) = '1' then
191
             msb index \leq 3;
192
             msb valid <= '1';
193
           elsif divisor (2) = '1' then
194
             msb index \le 2;
195
             msb_valid <= '1';
196
           elsif divisor (1) = '1' then
197
```

```
msb index <= 1;
198
            msb valid \ll '1';
199
          elsif divisor (0) = '1' then
200
            msb index \le 0;
201
            msb valid \ll '1';
202
          else
203
            msb index \le 0;
204
            msb valid \ll '0';
205
          end if:
206
        else
207
          msb index \le 0;
208
          msb valid \ll '0';
209
        end if;
210
     end process;
211
212
     comb process: process (input backward elim, r, reset n,
213
          divisor is negative, divisor, remainder valid, remainders,
         msb valid, divisor, divisor inv, msb index)
        variable v
214
            input elimination reg type;
        variable r j i
                                               : signed (
215
           PIXEL DATA WIDTH*2 + PRECISION SHIFT-1 downto 0);
        variable r i i
                                               : integer;
216
                                               : integer;
        variable temp
217
        --variable r j i divided
218
                                                  : signed (
           PIXEL DATA WIDTH*2+PRECISION SHIFT-1 downto 0);
        variable inner product
                                               : signed (
219
           PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2+PRECISION SHIFT-1
             downto 0);
        variable shifted_down_inner_product : signed(
220
           PIXEL DATA WIDTH*2-1 downto 0);
        --variable r i i halv
                                                  : integer;
221
        variable r_i_i_halv
                                               : signed (
222
           PIXEL DATA WIDTH*2 +PRECISION SHIFT-1 downto 0);
        variable divisor_inv_from_lut
                                               : integer range 0 to 2**
223
            DIV PRECISION := 0;
224
     begin
225
        v := r;
226
227
        if((input backward elim.state_reg.state =
228
           STATE BACKWARD ELIMINATION or input backward elim.
            state reg.state = STATE FORWARD ELIMINATION) and
            input backward elim.valid data = '1' and remainder valid
           = '1' and msb valid = '1') then
            - Load data set index j
229
          v.row j
                         := input backward elim.row j;
230
          v.row i
                         := input backward elim.row i;
231
          v.inv row j
                         := input backward elim.inv row j;
232
          v.inv row i
                         := input backward elim.inv row i;
233
```

```
:= input backward elim.index i;
          v.index i
234
          v.index j
                         := input_backward_elim.index_j;
235
          v.best approx := INITIAL BEST APPROX;
236
          v.msb index
                         := msb index;
237
238
          r i i
                     := to integer(input backward elim.row i(
239
             input backward elim.index i));
          r i i halv := shift left((shift right(to signed(r i i,
240
             r i i halv'length), 1)), PRECISION SHIFT);
    -dividing by two, then shifting up again with precision shift.
241
242
          r_j_i := shift_left(resize(input backward elim.row j(
243
              input backward elim.index i), r j i'length),
             PRECISION SHIFT);
          -- For more precise integer division (in Vivado the
244
              rounding is always downwards)
            r j i := r j i+r i i halv;
246
          if v.msb index <= DIV PRECISION then
247
            divisor inv from lut := to integer(divisor inv);
          else
249
           --- Using shifting approach
250
            divisor inv from lut := to integer(divisor inv);
252
           - The best approximation may be either the msb-shifted
253
                division, or the
             - msb+1 shifted division.
254
            v.best approx.remainder
                                             := remainders (v.msb index
255
                );
            v.best approx.number of shifts := v.msb index;
256
            -- The best approximation to the divisor may be larger
257
                than the divisor.
            if to integer (signed (divisor)) - to integer (shift left (
258
                to signed (1, PIXEL DATA WIDTH*2), v.best approx.
                number_of_shifts)) > to_integer(shift_left(to_signed
                (1, PIXEL DATA WIDTH*2), v.best approx.
                number of shifts+1))- to integer(signed(divisor))
                then
                - This is a better approximation
259
              v.best approx.remainder
                                              := std logic vector (
260
                  to signed (to integer (shift left (to signed (1,
                  PIXEL DATA WIDTH*2), v.best approx.number of shifts
                  +1))-to integer (signed (divisor)), PIXEL DATA WIDTH
                  *2));
              v.best approx.number of shifts := v.best approx.
261
                  number of shifts+1;
            end if;
262
          end if;
263
264
          for i in 0 to P BANDS-1 loop
265
```

```
--inner product := to signed(to integer(
266
               input_backward_elim.row_i(i))*to_integer(
                r j i divided), inner product' length);
            if v.msb index <= DIV PRECISION then
267
              - Using lut-table
268
              inner product
                                          := resize(
269
                  input backward elim.row i(i)* r j i*
                  divisor inv from lut, inner product'length);
              shifted down inner product := resize(shift right(
                  inner product, PRECISION SHIFT+DIV PRECISION),
                  shifted down inner product 'length);
              -- To matrix A
271
              v.row j(i)
                                          := to signed(to integer(
272
                  signed(input backward_elim.row_j(i)))-to_integer(
                  shifted_down_inner_product), PIXEL DATA WIDTH*2);
273
              inner product
                                           := resize(
274
                  input backward elim.inv row i(i)* r j i*
                  divisor inv from lut, inner product 'length);
              shifted down inner product := resize(shift right(
275
                  inner product, PRECISION SHIFT+DIV PRECISION),
                  shifted down inner product 'length);
              — To matrix A inv
276
              v.inv row j(i)
                                          := to signed (to integer (
277
                  input backward elim.inv row j(i))-to integer (
                  shifted down inner product), PIXEL DATA WIDTH*2);
278
            else
279
             - Using shifting approach to division
280
              inner product
                                         := shift right (
281
                  input backward elim.row i(i)*r j i, v.best approx.
                  number of shifts);
              shifted_down_inner_product := resize(shift right(
282
                  inner product, PRECISION SHIFT),
                  shifted down inner product 'length);
              — To matrix A
283
              v.row j(i)
                                          := to signed (to integer (
284
                  signed(input backward_elim.row_j(i)))-to_integer(
                  shifted down inner product), PIXEL DATA WIDTH*2);
                                          := shift right (
              inner product
285
                  input backward elim.inv row i(i)*r j i, v.
                  best approx.number of shifts);
              shifted down inner product := resize(shift right(
286
                  inner product, PRECISION SHIFT),
                  shifted_down_inner_product 'length);
               - To matrix A inv
287
              v.inv row j(i)
                                          := to signed (to integer (
288
                  input backward elim.inv row j(i))-to integer (
                  shifted down inner product), PIXEL DATA WIDTH*2);
289
```

```
end if;
290
          end loop;
291
          -- Control signals --
292
          v.write address odd
                                               := input backward elim.
293
              write address odd;
          v. write address even
                                               := input backward elim.
294
              write address even;
          v.flag write to odd row
                                               := input backward elim.
295
              flag write to odd row;
          v.flag write to even row
                                               := input backward elim.
296
              flag_write_to_even_row;
                                               := input backward elim.
          v.state reg
297
              state reg;
          v.valid data
                                               := input backward elim.
298
              valid data;
          v.forward elimination write state := input backward elim.
299
              forward elimination write state;
          v.valid data
                                               := '1';
300
        end if;
301
        if (reset n = 0) then
          v.index i
                     := P BANDS-1;
303
          v.index j
                       := P BANDS-2;
304
          v.valid data := '0';
305
        end if;
306
307
        r in
                                                                  = v;
         – data
308
        output backward elim.new row j
                                                                  <= r.
309
            row j;
        output backward elim.new inv row j
                                                                  \leq r.
310
            inv row j;
         - control
        output backward elim.state reg
                                                                  <= r.
312
            state reg;
        output backward elim.valid data
                                                                  \leq r.
313
            valid data;
        output backward elim.write address even
                                                                  <= r.
314
            write address even;
        output backward elim.write address odd
315
                                                                  \leq = r.
            write address odd;
        output backward elim.flag write to even row
316
                                                                  <= r.
            flag write to even row;
        output backward elim.flag write to odd row
                                                                  <= r.
            flag write to odd row;
        output backward elim.forward elimination write state <= r.
318
            forward elimination write state;
      end process;
319
320
321
      sequential process : process (clk)
322
      begin
323
```

```
if rising_edge(clk) then
if clk_en = '1' then
r <= r_in;
end if;
end if;
end process;

and
and
behavioral;</pre>
```

C.3 BRAM SDP 18kbit

Listing C.3: BRAM

```
library IEEE;
   use IEEE.STD LOGIC 1164. all;
   entity block ram is
     generic (
4
       B RAM SIZE
                         : integer := 100;
       B RAM BIT WIDTH: integer := 32
6
       );
     port (
       clk
                             std logic;
                       : in
9
10
       aresetn
                       : in
                             std logic:
                             std logic vector (B RAM BIT WIDTH-1
       data in
                       : in
11
           downto 0);
                             std logic;
       write enable
                      : in
       read enable
                             std logic;
                       : in
13
       read address : in
                             integer range 0 to B RAM SIZE-1;
14
       write address: in
                             integer range 0 to B RAM SIZE -1;
15
           added
       data out
                       : out std logic vector (B RAM BIT WIDTH-1
16
           downto 0)
       );
17
   end block ram;
18
   architecture Behavioral of block ram is
     type bus array is array (0 to B RAM SIZE-1) of std logic vector
20
         (B RAM BIT WIDTH-1 downto 0);
     signal b ram data : bus array;
21
   begin
22
     process (clk)
23
     begin
24
       if (rising edge(clk)) then
25
          if(write_enable = '1') then
26
           b ram data(write address) <= data in;
27
         end if;
28
       end if;
     end process;
30
     process (clk)
31
```

```
begin
if (rising_edge(clk)) then
if (read_enable = '1') then
data_out <= b_ram_data(read_address);
end if;
end if;

end process;
end Behavioral;</pre>
```

C.4 Package Common types and functions

Listing C.4: Common types and functions

```
2 -- Company:
3 -- Engineer:
 -- Create Date: 01/29/2018 12:31:59 PM
  -- Design Name:
  -- Module Name: common types and functions - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool Versions:
 -- Description:
13 — Dependencies:
14
  -- Revision:
 -- Revision 0.01 - File Created
  -- Additional Comments:
19
20
21
  library IEEE;
   use IEEE.STD LOGIC 1164. all;
23
   use ieee.numeric std.all;
  library work;
26
28
  package Common types and functions is
29
    -- N PIXELS is the number of pixels in the hyperspectral image
     constant N PIXELS
                                                 : integer range 0
        to 628864 := 628864; -- 578 pixels per row * 1088 rows
```

```
-- P BANDS is the number of spectral bands
32
     constant P_BANDS
                                                  : integer range 0
33
        to 100 := 12;
     --constant P BANDS : integer := 100;
34
    -- K is size of the kernel used in LRX.
35
     constant K
                                                  : integer;
     -- PIXEL DATA WIDTH is the width of the raw input data from
37
        the HSI
     constant PIXEL DATA WIDTH
                                                  : integer range 0
        to 16
                  := 16;
     constant NUMBER OF WRITES PER CYCLE
                                                  : integer range 0
39
                  := 2;
     constant BRAM TDP ADDRESS WIDTH
                                                  : integer range 0
40
        to 10
                  := 10;
     — component generics
41
     constant B RAM SIZE
                                                  : integer
42
                           := 100;
  -- Need to be 33 bit due to updating (adding) of two 32 bit
      variables. Is 33 bit necessary? Precision question.
     constant B RAM BIT WIDTH
                                                 : integer
                           := 32;
     -- Time from issuing write in top-level inverse to data is
         possible to read
     -- from BRAM:
46
     constant B RAM WAIT CLK CYCLES
                                                  : integer range 0
47
                  := 3;
     constant ELEMENTS SHIFTED IN FROM CUBE DMA: integer range 0
48
        to 6
                  := 4;
    -per clock cycle
49
     type matrix is array (natural range <>, natural range <>) of
50
        std logic vector (15 downto 0);
     -- for correlation results
51
     type matrix_32 is array (natural range <>, natural range <>)
52
        of std logic vector (31 downto 0);
53
     type row array is array (0 to P BANDS-1) of signed (
54
        PIXEL DATA WIDTH*2 -1 downto 0);
55
     -- drive signals
56
     constant STATE IDLE DRIVE
        std logic vector (2 downto 0) := "000";
     constant STATE FORWARD ELIM TRIANGULAR FINISHED:
        std logic vector (2 \text{ downto } 0) := "001";
     constant STATE FORWARD ELIMINATION FINISHED
59
        std logic vector(2 downto 0) := "010";
     constant STATE BACKWARD ELIMINATION FINISHED
60
        std logic vector(2 downto 0) := "011";
     constant STATE LAST DIVISION FINISHED
        std_logic_vector(2 downto 0) := "111";
62
```

```
-- start signals for fsm
63
     constant IDLING
                                              : std logic vector(1
64
        downto 0) := "00";
     constant START FORWARD ELIMINATION : std logic vector(1
65
        downto 0) := "01";
     constant START BACKWARD ELIMINATION : std logic vector(1
66
        downto 0) := "10";
     constant START IDENTITY MATRIX BUILDING: std logic vector(1
67
        downto 0) := "11";
68
    -- Forward-elimination specific signals
69
70
     constant START FORWARD ELIM TRIANGULAR: std logic vector (1
71
        downto 0) := "10";
     constant START FORWARD ELIM CORE
                                          : std logic vector(1
72
        downto 0) := "11";
     constant STATE FORWARD TRIANGULAR : std logic vector(1
        downto 0) := "10";
     constant STATE FORWARD ELIM
                                           : std logic vector(1
74
        downto 0) := "11";
75
     -- Different state machines used in the design
76
     type state type is (STATE IDLE, STATE STORE CORRELATION MATRIX
         , STATE FORWARD ELIMINATION, STATE BACKWARD ELIMINATION,
        STATE LAST DIVISION, STATE OUTPUT INVERSE MATRIX);
78
     type elimination write state is (STATE IDLE, FIRST ELIMINATION
79
         , ODD j WRITE, EVEN j WRITE, EVEN i START, ODD i START);
     type forward elimination write state type is (STATE IDLE,
80
        CHECK DIAGONAL ELEMENT IS ZERO, SWAP ROWS, EVEN j WRITE,
        ODD j WRITE);
     type last division write state type is (STATE IDLE,
81
        EVEN i WRITE, ODD i WRITE);
     type remainder_after_approximation_record is record
83
                      : std_logic vector(PIXEL DATA WIDTH*2-1
84
          downto 0); — For PIXEL DATA WIDTH of 16
       number of shifts: integer range 0 to 31;
85
       remainder valid : std logic;
86
     end record;
87
88
     type reg state type is record
89
       state : state type;
90
                                       : std logic vector(2 downto
     -drive
91
        0);
    --fsm start signal
                                       : std logic vector(1 downto
92
        0);
    --inner_loop iter finished
                                      : std logic;
93
    --inner loop last iter finished : std logic;
94
    --start inner loop
                                      : std logic;
95
```

```
--forward elim ctrl signal
                                         : std logic vector(1 downto
96
         (0):
     --forward elim state signal
                                         : std logic vector(1 downto
         0);
     --flag forward core started
                                    : std logic;
98
     -- flag forward triangular started : std logic;
     end record:
100
101
102
      type input elimination reg type is record
103
        row j
                                               : row array;
104
        row i
                                               : row array;
105
        row even
                                               : row array;
106
                                               : row array;
        row odd
107
        inv row even
                                               : row array;
108
        inv row odd
                                               : row array;
109
        inv row j
                                               : row array;
        inv row i
                                              : row array;
111
        state reg
                                              : reg state type;
112
                                              : integer range 0 to
113
        index
              i
           P BANDS -1;
        index j
                                               : integer range 0 to
           P BANDS -1;
                                               : std logic;
        valid data
115
        write address even
                                               : integer range 0 to
116
           P BANDS/2-1;
        write address odd
                                               : integer range 0 to
117
           P BANDS/2-1;
        read address
                                               : integer range 0 to
118
           P BANDS/2-1;
        flag write to even row
                                              : std logic;
        flag write to odd row
                                              : std logic;
120
                                              : std logic;
        write enable odd
121
        write enable even
                                               : std logic;
122
        forward elimination write state
123
            forward elimination write state type;
        address row i
124
                                              : integer range 0 to
           P BANDS/2-1;
                                               : integer range 0 to
        address row j
125
           P BANDS/2-1;
        flag prev row i at odd row
                                              : std logic; --two
126
            cycles ahead
        flag prev row j at odd row
                                              : std logic; -- needed
127
            for flip rows
        flag start swapping rows
                                               : std logic; -- used in
             forward elimination
        flag started swapping rows
                                               : std logic; -- used in
129
             flip rows and forward elimination
        flag wrote swapped rows to BRAM
                                              : std logic;
130
        flag first data elimination
131
                                              : std logic;
```

```
read address even
                                               : integer range 0 to
132
           P BANDS/2-1;
        read address odd
                                               : integer range 0 to
133
           P BANDS/2-1;
        read enable
                                               : std logic;
134
        best approx
135
           remainder after approximation record;
        msb index
                                              : integer range 0 to 31;
136
        index i two cycles ahead
                                              : integer range 0 to
137
           P BANDS-1;
        index_j_two_cycles ahead
                                              : integer range 0 to
138
           P BANDS-1;
        read address row i two cycles ahead : integer range 0 to
139
           P BANDS/2-1;
        wait counter
                                              : integer range 0 to 3;
140
        flag waiting for bram update
                                              : std logic;
141
      end record;
      type inverse top level reg type is record
143
        row j
                                                                :
144
           row array;
        row i
                                                                :
145
           row array;
        inv row j
146
           row array;
147
        inv row i
           row array;
        state reg
148
                                                                :
           reg state type;
        index i two cycles ahead
149
            integer range 0 to P_BANDS-1;
        index j two cycles ahead
150
           integer range 0 to P BANDS-1;
        index i
                                                                :
151
            integer range 0 to P BANDS -1;
        index j
152
            integer range 0 to P BANDS -1;
        valid data
                                                                :
153
           std logic;
        write address even
154
            integer range 0 to P BANDS/2-1;
        write address odd
155
            integer range 0 to P BANDS/2-1;
        read address even
156
            integer range 0 to P BANDS/2-1;
        read address odd
157
            integer range 0 to P BANDS/2-1;
        bram write data M
158
            std logic vector (P BANDS*PIXEL DATA WIDTH*2*2 -1 downto
            0);
        bram write data M inv
                                                                :
159
```

```
std logic vector (P BANDS*PIXEL DATA WIDTH*2*2 -1 downto
            0);
        write enable even
160
            std logic; — Remove?
        write enable odd
161
            std logic; — Remove?
        read enable
162
            std logic;
        writes done on column
163
            std logic vector(0 downto 0); --should
       —be size \log 2 \left( P_BANDS/2 \right) downto 0. Need to edit the size
164
           manually if
        --changing P BANDS.
165
        flag first data elimination
166
           std logic;
        flag waited one clk
167
            std logic;
        flag first_memory_request
168
                                                                :
            std logic; — between each state shift
        flag write to odd row
            std logic; -- row j might be on both odd and
                                              -- even rows.
170
        flag write to even row
171
            std logic; - sometimes its necessary to write
                                              -- both rows.
172
       -- Needed for forward elimination
173
        elimination write state
174
                                                                :
            elimination write state;
        read address row i two cycles ahead
175
            integer range 0 to P BANDS/2-1;
       -- read address of the row i
        address row i
            integer range 0 to P BANDS/2-1;
        flag prev row i at odd row
                                                                :
           std_logic; --two cycles ahead
        flag\_wr\_row\_i\_at \ odd \ row
179
           std logic;
180
        flag finished sending data to BRAM one cycle ago
181
            std logic;
        flag finished sending data to BRAM two cycles ago
182
            std logic;
        flag finished sending data to BRAM three cycles ago:
183
           std logic;
        flag last read backward elimination
184
           std logic;
185
        flag first iter backward elim : std logic;
186
187
        wait counter
                                        : integer range 0 to 3;
188
```

```
flag waiting for bram update : std logic;
189
        -- Needed for last division:
190
        last division write state
191
            last division write state type;
        counter output inverse matrix : integer range 0 to P BANDS
192
            /2-1;
193
      end record;
194
195
      type inverse output reg type is record
196
        --outputting two rows of the inverse matrix per cycle:
197
        two inverse rows : std logic vector (P BANDS*PIXEL DATA WIDTH
198
             *2*2-1 downto 0);
                          : std logic;
        valid data
199
        address
                           : integer range 0 to P BANDS/2-1;
200
      end record;
201
      type output forward elimination reg type is record
203
        row j
                                               : row array;
204
        row i
                                               : row array;
205
        inv row j
                                               : row array;
206
        inv row i
                                               : row array;
207
        index i
                                                : integer range 0 to
208
            P BANDS -1;
                                               : integer range 0 to
209
        index j
           P BANDS -1;
        state reg
                                               : reg state type;
210
        r addr next
                                               : integer range 0 to
211
            P BANDS/2-1;
        write address even
                                               : integer range 0 to
212
            P BANDS/2-1;
        write address odd
                                               : integer range 0 to
213
            P BANDS/2-1;
        valid data
                                               : std logic;
214
        flag write to odd row
                                                : std logic;
                                                              -- row j
215
            might be on both odd and
                                                                - even
216
                                                                   rows.
        flag write to even row
                                                : std logic;
217
            sometimes its necessary to write
                                                                - both
218
                                                                   rows.
        write enable even
                                               : std logic;
219
        write enable odd
                                               : std logic;
220
        flag prev row i at odd row
                                               : std logic;
                                                              --two
221
            cycles ahead
        read address even
                                               : integer range 0 to
222
            P BANDS/2-1;
        read address odd
                                               : integer range 0 to
223
            P BANDS/2-1;
```

```
: std logic;
        read enable
224
        forward_elimination_write_state
225
            forward elimination write state type;
        flag started swapping rows
                                              : std logic; -- used in
226
             flip rows and forward elimination
        wait counter
227
                                               : integer range 0 to 3;
        index i two cycles ahead
                                               : integer range 0 to
228
           P BANDS-1:
        index j two cycles ahead
                                              : integer range 0 to
           P BANDS-1;
        read address row i two cycles ahead : integer range 0 to
230
           P BANDS/2-1;
      end record;
231
232
      type output backward_elimination_reg_type is record
233
        new row j
                                          : row array;
234
        new inv row j
                                          : row array;
        r addr next
                                          : integer range 0 to P BANDS
236
            /2-1;
        write address even
                                          : integer range 0 to P BANDS
237
            /2-1;
        write address odd
                                          : integer range 0 to P BANDS
238
            /2-1;
        valid data
                                          : std logic;
239
240
        state reg
                                          : reg state type;
        flag write to odd row
                                          : std logic; -- row j might
241
             be on both odd and
                                                           - even rows.
242
        flag write to even row
                                          : std logic;
                                                         -- sometimes
243
            its necessary to write
                                                         -- both rows.
244
        write enable even
                                          : std logic;
245
        write_enable odd
                                          : std logic;
246
        forward elimination write state :
            forward elimination write state type;
      end record;
248
249
      type input last division reg_type is record
250
251
                                : row array;
        inv\_row\_i
252
                                 : row array;
        state reg
                                 : reg state type;
253
                                 : integer range 0 to P BANDS -1;
254
        index i
        flag write to even row : std logic; -- Maximum need to
255
            write one row at the
         - time in STATE LAST DIVISION
256
        valid data
                                : std logic;
257
        write address even
                               : integer range 0 to P BANDS/2-1;
258
        write address odd
                               : integer range 0 to P BANDS/2-1;
259
260
        best approx
261
```

```
remainder after approximation record;
        msb index
                                  : integer range 0 to 31;
262
      end record;
263
264
      type output last division reg type is record
265
        new inv row i
                                  : row array;
266
        valid data
                                  : std logic;
267
        index i
                                  : integer range 0 to P BANDS -1;
268
        write address even
                                  : integer range 0 to P BANDS/2-1;
269
                                  : integer range 0 to P BANDS/2-1;
        write address odd
270
        flag write to even row: std logic;
271
                                  : reg_state type;
        state reg
272
      end record;
273
274
      constant INITIAL BEST APPROX:
275
          remainder after approximation record := (
                           \Rightarrow (PIXEL DATA WIDTH*2-1 \Rightarrow '0', others \Rightarrow
        remainder
276
             '1')
        number of shifts \Rightarrow 0,
277
        remainder \ valid \ \Longrightarrow \ '0'
279
      constant DIV PRECISION: integer range 0 to 31 := 17;
280
      function log2(i
                                              : natural) return integer;
282
283
      function sel (n
                                              : natural) return integer;
      function create identity matrix (n : natural) return matrix 32
284
285
    end Common types and functions;
286
287
    package body Common types and functions is
288
      -- Found in SmallSat project description:
289
      --constant P BANDS : integer := 100;
290
      constant K : integer := 0;
292
293
294
      function log2(i : natural) return integer is
295
                          : integer := i;
296
        variable temp
        variable ret val : integer := 0;
297
      begin
298
        while (temp > 1) loop
299
          ret val := ret val + 1;
300
                   := temp / 2;
          temp
301
        end loop;
302
303
        return ret val;
304
      end function;
305
306
      function create identity matrix (n : natural) return matrix 32
307
```

```
is
        variable M identity matrix: matrix 32(0 to P BANDS-1, 0 to
308
           P BANDS-1);
      begin
309
        M identity matrix := (others => (others => '0')))
310
        for i in 0 to n-1 loop
311
          M identity matrix(i, i) := std logic vector(to unsigned(1,
312
               32));
        end loop;
313
        return M identity matrix;
314
      end function;
315
316
      function sel(n : natural) return integer is
317
      begin
318
        return n;
319
      end function;
321
322
323
   end Common types and functions;
324
```

C.5 Swap rows

Listing C.5: Swap rows

```
library IEEE;
   use IEEE.std logic 1164.all;
   use ieee.numeric std.all;
  library work;
   use work. Common types and functions. all;
6
  -- This module is used in the forward elimination
  -- It flips rows i and j if a zero is detected in row i, and row
       j does not
  -- contain a 0 at index j
10
11
   entity swap rows module is
     port (clk
                                   std logic;
                            : in
13
                                   std logic;
          reset n
14
                            : in
          clk en
                                   std logic;
                            : in
          input_swap_rows : in
                                   input elimination reg type;
16
          output swap rows: out
17
              output forward elimination reg type
          );
18
   end swap rows module;
19
20
   architecture Behavioral of swap rows module is
```

C.5. SWAP ROWS 153

```
signal r, r in : input elimination reg type;
22
   begin
23
24
     comb process: process(input swap rows, r, reset n)
25
       variable v : input elimination reg type;
26
27
     begin
28
       v := r;
29
       case input swap rows.forward elimination write state is
30
         when SWAP ROWS =>
31
            if input swap rows.flag start swapping rows = '1' then
32
                                                  := '1';
             v.flag started swapping rows
33
             v.flag wrote swapped rows to BRAM := '0';
34
             v.index j
                                                  := input swap rows.
35
                 index_j;
             v.index i
                                                  := input swap rows.
36
                 index i;
             v.row i
                                                  := input swap rows.
37
                 row i;
             v.row j
                                                  := input swap rows.
38
                 row j;
             v.address row_i
                                                  := input swap rows.
39
                 address row i;
             v.address row j
                                                  := input swap rows.
40
                 address row j;
             v.flag write to even row
                                                  := input swap rows.
41
                 flag write to even row;
             v. flag write to odd row
                                                  := input swap rows.
42
                 flag write to odd row;
             v.flag prev row i at odd row
                                                  := input swap rows.
43
                 flag prev row i at odd row;
             v.flag prev row j at odd row
                                                  := not(
44
                 input_swap_rows.flag_prev_row_i_at_odd_row);
              if v.row j(v.index j) \neq 0 then
               -- flip the rows, write_to_BRAM
46
                v.row i
                                                     := v.row_j;
47
                v.row j
                                                    := input swap rows
                    .row i;
                v.flag wrote swapped rows to BRAM := '1';
49
                                                    := '1';
                v.flag write to even row
                v.flag write to odd row
                                                     := '1':
51
                if v.flag\_prev\_row\_i\_at\_odd\_row = '1' then
52
                  v.write address odd := v.address row i;
53
                  v.write address even := v.address row j;
54
                else
55
                  v. write address even := v. address row i;
56
                  v.write address odd := v.address row j;
57
                end if;
              else
59
               -- need to check next row j. Issue reads for two
60
```

```
cycles ahead
                if v.index_j \le P_BANDS-3 then
61
                  if input swap rows.flag write to even row = '1'
62
                     then
                   -- need to read an odd row, has already read the
63
                         even row with the
                   -- same address as this odd row
64
                   v.read enable
                                    := '1':
65
                    v.read address even := input swap rows.
66
                       read address even;
                    v.read address odd := input swap rows.
67
                       read address odd;
                  else
68
                     - need to read an even row
69
                   v.read enable := '1';
70
                    v.read address even := input swap rows.
71
                        read address even +1;
                   v.read address odd := input swap rows.
72
                       read address odd +1;
                 end if;
73
                -end if:
74
               else
75
                 -all reads has been issued. Need to wait to see
                     if some of the latest
                 --rows can be swapped
77
                 v.read enable := '0';
               end if;
79
             end if;
80
             if r.flag started swapping rows = '1' and r.
82
                 flag wrote swapped rows to BRAM = '0' then
               -- need to check if index i and index j is at two
83
                   even or two odd
               --indexes. If so, the writes two BRAM will have to
                   continue in two cycles.
               v.index j
                                              := r.index j +1;
85
               v.flag prev row j at odd row := not(r.
                   flag_prev_row_j_at_odd_row);
               v.flag write to even row
                                              := not(r)
                   flag write to even row);
               v.flag write to odd row
                                              := not(r)
88
                   flag write to odd row);
               v.row j
                                              := input swap rows.
89
                   row j; -- this is outputted directly from BRAMS.
                if \ v.flag\_prev\_row\_j\_at\_odd \ row = '0' \ then
                 -current row j is at an even index, need to
91
                     update row j address
                 v.address row j := r.address row j+1;
92
               end if;
93
                if v.row j(v.index j) \neq 0 then
94
```

C.5. SWAP ROWS 155

```
-flip the rows, write to BRAM
95
                                                       := v.row j;
                   v.row i
96
                   v.row j
                                                       :=
97
                      input swap rows.row i; --this correct?
                   v.flag_wrote_swapped_rows_to_BRAM := '1';
98
                   v.flag write to even row
99
                   v.flag write to odd row
100
                   if v.flag_prev_row_i_at_odd_row = '1' then
101
                     v.write address odd := v.address row i;
102
                     v.write address even := v.address row j;
103
                   else
104
                     v.write_address even := v.address row i;
105
                     v.write address odd := v.address row j;
106
                   end if;
107
                 else
108
                  -- need to read new data
109
                   if v.index j \le P BANDS-3 then
                    v.valid data := '0';
111
                     if v.flag write to even row = '1' then
112
                        -need to read an odd row, has already read
                           the even row with the
                       -- same address as this odd row
114
                                            := '1';
                       v.read enable
115
                       v.read address even := v.read address even;
116
117
                       v.read address odd := v.read address odd;
118
                     else
                         - need to read an even row
119
                       v.read enable
                                      := '1';
120
                       v.read address even := v.read address even+1;
121
                       v.read address odd := v.read address odd +1;
122
                     end if;
123
                  end if;
124
                end if;
125
              elsif v.index j = 0 then
                -- The loop has continued without any swap of rows
127
                -- The matrix is singular.
128
                v.valid data := '1';
              else
130
                  - all reads has been issued. Need to wait to see if
131
                     some of the latest
                -- rows can be swapped
132
                v.read enable := '0';
133
              end if;
134
            end if:
135
            if r.flag wrote swapped rows to BRAM = '1' then
136
                - valid data is used to signal that the swapping is
137
                  done
              — and that the data is finished written to BRAM
138
                                         := '1';
              v.valid data
139
              v.flag write to even row := '0';
140
```

```
v.flag write to odd row
                                          := '0';
141
                                          := '0';
              v.read enable
149
              - Start issuing reads
143
               if r.flag prev row i at odd row = '0' then
144
                -- This means that row j two cycles ahead is at an
145
                     odd index
                -- because the first row j is at an odd index
146
                 v.read address odd := r.address row i;
147
                 v.read address even := r.address row i;
148
               else
149
                 -- This means that row j two cycles ahead is at an
150
                     even index
                   - because the first row j is at an even index
151
                 v.read address odd := r.address row i;
152
                 v.read \ address\_even := r.address\_row\_i+1;
153
              end if;
154
            end if;
          when others =>
156
            v.index i
                                             := 0;
157
            v.index j
                                             := 1;
158
            v.valid data
                                                '0';
159
            v. address row i
                                             := 0;
160
            v.address row j
                                             := 1:
                                                '0';
            v.flag write to even row
162
                                                '0':
163
            v.flag write to odd row
            v.flag started_swapping_rows :=
                                               '0';
164
        end case:
165
        if (reset n = 0) then
166
          v.index i
                                          := 0;
167
          v.index_j
                                          := 1;
168
          v.valid data
                                              '0';
169
          v.address row i
                                          := 0;
170
          v.address row j
                                              1;
171
          v.flag write to even row
                                              '0';
                                          :=
172
          v.flag\_write\_to\_odd\_row
                                          := '0'
173
          v.flag started swapping rows := '0';
174
        end if;
175
        r in
                                                         = v;
176
          - This module needs to write
177
        output forward elimination
178
        output swap rows.row j
                                                    \leq r.row j;
179
        output swap rows.row i
                                                    \leq r.row i;
180
        output swap rows.read address odd
                                                         <= r.
181
            read address odd;
        output swap rows.read address even
                                                         <= r.
182
            read address even;
        output swap rows.flag write to odd row
                                                         <= r.
183
            flag_write_to_odd row;
        output_swap_rows.flag_write_to_even_row
                                                         \leq r.
184
            flag write to even row;
```

```
output swap rows.read enable
                                                        <= r.read enable
185
        output\_swap\_rows.valid \ data
                                                        <= r.valid data;
186
        output swap rows.write address odd
                                                        <= r .
187
            write_address_odd;
        output swap rows.write address even
188
                                                        <= r.
            write address even;
        output swap rows.state reg
                                                        <= r.state_reg;
189
        output swap rows.flag prev row i at odd row <= r.
190
            flag prev row i at odd row;
191
      end process;
192
193
194
      sequential process: process(clk, clk en)
195
      begin
196
        if (rising edge (clk) and clk en = '1') then
          r <= r_in;
198
        end if;
199
      end process;
201
   end Behavioral;
```

C.6 ACAD inverse

Listing C.6: ACAD inverse

```
2 — Company:
3 — Engineer:
4 —
5 — Create Date: 02/07/2018 02:19:19 PM
6 — Design Name:
7 — Module Name: inverse_matrix — Behavioral
8 — Project Name:
9 — Target Devices:
10 — Tool Versions:
11 — Description:
12 —
13 — Dependencies:
14 —
15 — Revision:
16 — Revision 0.01 — File Created
17 — Additional Comments:
18 —
19 —
```

```
20
21
   library IEEE;
22
   use IEEE.STD LOGIC 1164. all;
24
25
   library IEEE;
26
   use IEEE.STD LOGIC 1164. all;
27
   use ieee.numeric std.all;
29
30
   library work;
   use work. Common types and functions. all;
32
33
  - Uncomment the following library declaration if using
    - arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC STD.ALL;
37
  - Uncomment the following library declaration if instantiating
38
  -- any Xilinx leaf cells in this code.
  --library UNISIM;
  --- use UNISIM. VComponents. all;
42
  - This entity is the top-level for computing the inverse of a
      matrix
  -- It is written using the two-step method, as described by Jiri
        Gaisler,
   entity inverse matrix is
     port (reset n
                                         std logic;
                                   : in
46
                                         std logic;
                                   : in
           clk en
47
           clk
                                         std logic;
                                   : in
48
                                         std logic;
           valid
                                   : in
                                                     -- connect this
49
               to valid out from
             - correlation module
           -- assumes that data are inputted row-wise, two rows at
51
               the time
           din
                                   : in
                                         std logic vector (P BANDS*
               PIXEL DATA WIDTH*2*2 - 1 downto 0);
           --increases by one for every two write to BRAM:
53
           writes done on column : in std logic vector(log2(
               P BANDS/2) downto 0;
           -- outputting two and two rows of the inverse matrix
           inverse rows
                                  : out inverse output reg type
56
           );
57
   end inverse matrix;
58
59
   architecture Behavioral of inverse matrix is
60
     signal r, r in
                                    : inverse top level reg type;
61
     signal output backward elim
62
         output backward elimination reg type;
```

```
signal output forward elim
63
        output forward_elimination_reg_type;
     signal output last division : output last division reg type;
64
     signal data out brams M
                                   : std logic vector (P BANDS*
65
        PIXEL DATA WIDTH*2*2-1 downto 0);
     signal data out brams M inv : std logic vector (P BANDS*
66
        PIXEL DATA WIDTH*2*2-1 downto 0);
        write address for 18kbit BRAMs storing even indexes of the
67
        matrices
                                 : integer range 0 to B RAM SIZE
     signal write address even
68
     -- write address for 18kbit BRAMs storing odd row indexes of
        the matrices
     signal write address odd
                                  : integer range 0 to B RAM SIZE
70
        -1;
     signal read address even
                                   : integer range 0 to B RAM SIZE
71
        -1;
     signal read address odd
                                   : integer range 0 to B RAM SIZE
72
        -1;
     signal write enable odd
                                   : std logic := '0';
     signal write enable even
                                  : std logic := '0';
74
     -- for BRAMs containing the inverse matrix:
75
     signal write enable inv odd : std logic := '0';
     signal write enable inv even : std logic := '0';
77
78
     -- input record to the forward elimination module
     signal input forward elimination: input elimination reg type;
80
     -- input record to the elimination core
81
     signal input elimination
                                       : input elimination reg type;
82
     signal input last division
83
        input last division reg type;
        index of the top bit of the even rows in data out from the
        BRAMs:
     constant EVEN ROW TOP INDEX
                                     : integer range 0 to P BANDS*
        PIXEL DATA WIDTH*2-1 := P BANDS*PIXEL DATA WIDTH*2-1;
  -- index of the topper bit of the odd rows in data out from the
86
      BRAMs:
     constant ODD ROW TOP INDEX
                                      : integer range 0 to 2*
87
        P BANDS*PIXEL DATA WIDTH*2-1 := 2*P BANDS*PIXEL DATA WIDTH
        *2 -1;
   begin
88
89
     gen BRAM 18 for storing correlation matrix: for i in 0 to
90
        P BANDS-1 generate
        - Generating N BRAMS = P BANDS BRAM 36 kbits.
       - Storing matrix M in the Gauss Jordan elimination
92
       signal data in even i, data in odd i, data out even i,
93
          data out odd i : std logic vector (B RAM BIT WIDTH -1
          downto 0);
     begin
94
```

```
-- Block ram row for even row indexes of the correlation
            matrix
        block ram even : entity work.block ram
96
          generic map (
97
            B RAM SIZE
                              => B RAM SIZE,
98
            B RAM BIT WIDTH \Rightarrow B RAM BIT WIDTH)
          port map (
100
            clk
                            \Rightarrow clk.
101
            aresetn
                            \Rightarrow reset n,
102
            data in
                            => data in even i,
103
            write enable
                           => write enable even,
104
                            => r.read enable,
            read enable
105
            read address
                            => read address even,
106
            write address => write address even,
107
                            => data out even i);
            data out
108
         - Block ram row for odd row indexes of the correlation
109
            matrix
        block ram odd : entity work.block ram
110
          generic map (
111
            B RAM SIZE
                              => B RAM SIZE,
            B RAM BIT WIDTH \Rightarrow B RAM BIT WIDTH)
113
          port map (
114
            clk
                            \Rightarrow clk,
                            => reset_n,
            aresetn
116
117
            data in
                            => data in odd i,
            write\_enable
                            => write enable odd,
118
            read enable
                            => r.read enable,
119
            write address => write address odd,
120
            read address
                            => read address odd,
121
                            => data out odd i);
            data out
122
123
        -- Process to control data input to BRAMs.
124
        process (valid, r, output last division, output forward elim,
125
             output backward elim)
        begin
126
          if (r.state reg.state = STATE STORE CORRELATION MATRIX)
127
              then
            data in even i <= r.bram write data M(PIXEL DATA WIDTH
128
                *2-1 + i *PIXEL DATA WIDTH*2 downto i *PIXEL DATA WIDTH
                *2);
            data in odd i <= r.bram write data M(PIXEL DATA WIDTH
129
                *2-1 + i *PIXEL DATA WIDTH*2+P BANDS*PIXEL DATA WIDTH*2
                  downto i*PIXEL DATA WIDTH*2 + P BANDS*
                PIXEL DATA WIDTH*2);
          elsif (r.state reg.state = STATE FORWARD ELIMINATION) then
130
             if output forward elim.forward elimination write state =
131
                 SWAP ROWS then
               if output forward elim.flag started swapping rows =
132
                   '1' then
                 if output forward elim.flag prev row i at odd row =
133
```

```
'1' then
                    - row i at odd index
134
                  data in even i <= std logic vector (
135
                      output forward elim.row j(i));
                  data_in_odd_i <= std_logic_vector(
136
                      output forward elim.row i(i));
                else
137
                  data in even i <= std logic vector (
138
                      output forward elim.row i(i));
                  data in odd i <= std logic vector(
139
                      output forward elim.row j(i));
                end if;
140
              else
141
                data in odd i <= std logic vector(to signed(0,
142
                    PIXEL DATA WIDTH*2));
                data in even i <= std logic vector(to signed(0,
143
                    PIXEL DATA WIDTH*2));
              end if;
144
             - output backward elim in state EVEN j or ODD j
145
            elsif output backward elim.flag write to even row = '1'
               and output backward elim.valid data = '1' then
             -- row j is at even row
147
              data in even i <= std logic vector (
                  output backward elim.new row j(i));
149
              data in odd i <= std logic vector(to signed(0,
                 PIXEL DATA WIDTH*2));
            elsif output backward elim.flag write to odd row = '1'
150
               and output backward elim.valid data = '1' then
              -- row j is at odd row
151
              data_in_odd_i <= std_logic_vector(
152
                  output backward elim.new row j(i));
              data in even i <= std logic vector(to signed(0,
153
                 PIXEL DATA WIDTH*2));
            else
              data_in_odd_i <= std_logic_vector(to_signed(0,
155
                 PIXEL DATA WIDTH*2));
              data in even i <= std logic vector(to signed(0,
                 PIXEL DATA WIDTH*2));
157
            end if;
          elsif (r.state reg.state = STATE BACKWARD ELIMINATION)
            if (output backward elim.valid data = '1') then
159
              - Received data from backward elimination.
160
              if (output backward elim.flag write to odd row = '1')
161
                  then
                  - the j-indexed row is an odd row of the matrix
162
                data in odd i <= std logic vector(
163
                    output backward elim.new row j(i));
                data in even i <= std logic vector(to signed(0,
164
                    PIXEL DATA WIDTH*2));
```

```
elsif(output backward_elim.flag_write_to_even_row =
165
                  '1') then
                 - the j-indexed row is an even row of the matrix
166
                data in even i <= std logic vector (
167
                    output backward elim.new row j(i));
                data in odd i <= std logic vector(to signed(0,
168
                   PIXEL DATA WIDTH*2));
              else
169
                data in odd i <= std logic vector(to signed(0,
170
                    PIXEL DATA WIDTH*2));
                data_in_even_i <= std_logic_vector(to signed(0,
171
                   PIXEL DATA WIDTH*2));
              end if;
172
            else
173
              data in odd i <= std logic vector(to signed(0,
174
                 PIXEL DATA WIDTH*2));
              data in even i <= std logic vector(to signed(0,
                 PIXEL DATA WIDTH*2));
176
          elsif (r.state reg.state = STATE LAST DIVISION) then
            data in odd i <= std logic vector(to signed(0,
178
               PIXEL DATA WIDTH*2));
            data in even i <= std logic vector(to_signed(0,
               PIXEL DATA WIDTH*2));
180
          else
            data in odd i <= std logic vector(to signed(0,
               PIXEL DATA WIDTH*2));
            data in even i <= std logic vector(to signed(0,
182
               PIXEL DATA WIDTH*2));
          end if;
183
       end process;
184
       data out brams M(PIXEL DATA WIDTH*2-1 + i*PIXEL DATA WIDTH*2
185
            downto i*PIXEL DATA WIDTH*2)
           <= data out even i;
     - even row
186
       data out brams M(PIXEL DATA WIDTH*2-1 + i*PIXEL DATA WIDTH*2
            + P BANDS*PIXEL DATA WIDTH*2 downto i*PIXEL DATA WIDTH*2
            + P BANDS*PIXEL DATA WIDTH*2) <= data out odd i;
     - odd row
     end generate;
189
190
     gen BRAM 18 for storing inv correlation matrix: for i in 0 to
191
          P BANDS-1 generate
         - Generating N BRAMS = P BANDS BRAM 36 kbits.
192
       -- Storing the inverse matrix in the Gauss-Jordan
193
           Elimination
       signal inv data in even i, inv data in odd i,
194
           inv data out even i, inv data out odd i:
           std logic vector (B RAM BIT WIDTH -1 downto 0);
```

```
begin
195
          - Block ram row for even indexes of the inverse matrix
196
        block ram even : entity work.block ram
197
          generic map (
198
            B RAM SIZE
                              => B RAM SIZE,
199
            B RAM BIT WIDTH => B RAM BIT WIDTH)
200
          port map (
201
            clk
                            \Rightarrow clk.
202
             aresetn
                            \Rightarrow reset n,
203
            data in
                            => inv data in even i,
204
            write enable
                            => write enable inv even,
205
                            => r.read enable,
            read enable
206
                            => read address even,
            read address
207
             write address => write address even,
208
                            => inv data out even i);
            data out
209
          - Block ram row for odd indexes of the inverse matrix
210
        block ram odd : entity work.block ram
          generic map (
212
            B RAM SIZE
                              \Rightarrow B RAM SIZE,
213
            B RAM BIT WIDTH \Rightarrow B RAM BIT WIDTH)
          port map (
215
            clk
                            \Rightarrow clk,
216
             aresetn
                            => reset n,
            data in
                            => inv data in odd i,
218
219
            write enable
                            => write enable inv odd,
            read enable
                            => r.read enable,
220
            write address => write address odd,
221
            read address
                            => read address odd,
222
                            => inv data out odd i);
            data out
223
224
        -- Process to control data input to BRAMs.
225
        process (valid, r, output forward elim, output backward elim,
226
             output last division)
        begin
227
          if (r.state reg.state = STATE STORE CORRELATION MATRIX)
228
            inv data in even i <= r.bram write data M inv(
229
                PIXEL DATA WIDTH*2-1 + i*PIXEL DATA WIDTH*2 downto i*
                PIXEL DATA WIDTH*2);
            inv data in odd i <= r.bram write data M inv(
230
                PIXEL DATA WIDTH*2-1 +i*PIXEL DATA WIDTH*2+P BANDS*
                PIXEL DATA WIDTH*2 downto i*PIXEL DATA WIDTH*2 +
                P BANDS*PIXEL DATA WIDTH*2);
           elsif r.state reg.state = STATE FORWARD ELIMINATION then
231
             if output forward elim.forward elimination write state =
232
                 SWAP ROWS and output forward elim.valid data = '1'
                then
                - do nothing actually
233
                - Set data in to zero. Should not overwrite data
234
                   anyway, write enable
```

```
-- is not active
235
              inv_data_in_odd_i <= std_logic_vector(to_signed(0,
236
                 PIXEL DATA WIDTH*2));
              inv data in even i <= std logic vector(to signed(0,
237
                 PIXEL DATA WIDTH*2));
            elsif output backward elim.flag write to even row = '1'
238
                and output backward elim.valid data = '1' then
               - row j is at even row
239
              inv data in even i <= std logic vector (
240
                  output backward elim.new inv row j(i));
              - data in to odd row is not important; write enable
241
                  odd is not
               - enabled anyhow
242
              inv data in odd i <= std logic vector(to signed(0,
243
                 PIXEL DATA WIDTH*2));
            elsif output backward elim.flag write to odd row = '1'
244
                and output backward elim.valid data = '1' then
              -- row j is at odd row
245
              inv data in odd i <= std logic vector (
246
                  output backward elim.new inv row j(i));
               - data in to even row is not important; write enable
247
                  even is not
              -- enabled anyhow
              inv data in even i <= std logic vector (to signed (0,
249
                 PIXEL DATA WIDTH*2));
250
            else
              inv data in odd i <= std logic vector(to signed(0,
251
                 PIXEL DATA WIDTH*2));
              inv data in even i <= std logic vector(to signed(0,
252
                 PIXEL DATA WIDTH*2));
          elsif (r.state reg.state = STATE BACKWARD ELIMINATION)
254
             then
            if (output backward elim.valid data = '1') then
              - Received data from backward elimination.
256
              if (output backward elim.flag write to odd row = '1')
257
                  then
                  - the j-indexed row is an odd row of the matrix
258
                inv data in odd i <= std logic vector(
259
                    output backward elim.new inv row j(i));
                inv data in even i <= std logic vector(to signed(0,
260
                    PIXEL DATA WIDTH*2));
              elsif (output backward elim.flag write to even row =
261
                  '1') then
                 - the j-indexed row is an even row of the matrix
262
                inv data in even i <= std logic vector (
263
                    output backward elim.new inv row j(i));
                inv data in odd i <= std logic vector(to signed(0,
264
                    PIXEL DATA WIDTH*2));
              else
265
```

```
inv data in odd i <= std_logic_vector(to_signed(0,
266
                    PIXEL DATA WIDTH*2));
                inv_data_in_even_i <= std_logic_vector(to signed(0,
267
                    PIXEL DATA WIDTH*2));
              end if;
268
            else
269
              inv data in odd i <= std logic vector(to signed(0,
270
                  PIXEL DATA WIDTH*2));
              inv data in even i <= std logic vector(to signed(0,
271
                  PIXEL DATA WIDTH*2));
            end if;
272
          elsif(r.state_reg.state = STATE LAST DIVISION) then
273
            if output_last_division.valid data = '1' then
274
              if output last division.flag write to even row = '1'
275
                  then
                -- index i is at an even index of the matrix
276
                inv data in even i <= std logic vector (
                    output last division.new inv row i(i));
                inv data in odd i <= std logic vector(to signed(0,
278
                    PIXEL DATA WIDTH*2));
              elsif output last division.flag write to even row =
279
                  '0' then
                -- index i is at an odd index of the matrix
                inv data in odd i <= std logic vector(
281
                    output last division.new inv row i(i));
                inv data in even i <= std logic vector (to signed (0,
282
                    PIXEL DATA WIDTH*2));
              else
283
                inv data in odd i <= std logic vector(to signed(0,
284
                    PIXEL DATA WIDTH*2));
                inv data in even i <= std logic vector(to signed(0,
285
                    PIXEL DATA WIDTH*2));
              end if;
286
            else
287
              inv data in odd_i \leq std_logic_vector(to_signed(0,
288
                  PIXEL DATA WIDTH*2));
              inv data in even i <= std logic vector(to signed(0,
                  PIXEL DATA WIDTH*2));
290
            end if;
291
          else
            inv data in odd i <= std logic vector(to_signed(0,
292
               PIXEL DATA WIDTH*2));
            inv data in even i <= std logic vector(to signed(0,
293
               PIXEL DATA WIDTH*2));
          end if:
294
       end process;
295
      DATA outputted from the BRAMs
296
       data\_out\_brams\_M\_inv(PIXEL\_DATA\_WIDTH*2-1 \ + \ i*
297
           PIXEL DATA WIDTH*2 downto i*PIXEL DATA WIDTH*2)
```

```
<= inv data out even i;
        data\_out\_brams\_M\_inv(PIXEL\ DATA\ WIDTH*2-1\ +\ i*
298
            PIXEL DATA WIDTH*2 + P BANDS*PIXEL DATA WIDTH*2 downto i*
            PIXEL DATA WIDTH*2 + P BANDS*PIXEL DATA WIDTH*2) <=
            inv data out odd i;
299
      end generate;
300
301
      top forward elimination 1: entity work.
302
          top forward elimination
        port map (
303
                                        => clk,
          clk
304
          reset n
                                        => reset n,
305
          clk en
                                        => clk en,
306
          input forward elimination
                                       => input forward elimination,
307
          output forward elimination => output forward elim);
308
     -backward elim core is used by both forward elimination and
        backward elimination.
      elimination core 1: entity work.backward elim core
        port map (
312
          clk
                                 \Rightarrow clk,
313
          reset n
                                 => reset n,
          clk en
                                 \Rightarrow clk en,
315
                                 => input elimination,
316
          input backward elim
          output backward elim => output backward elim);
317
318
      top last division 1: entity work.top last division
319
        port map (
320
          clk
                                 \Rightarrow clk,
321
                                 \Rightarrow reset n,
          reset n
322
          clk en
                                 => clk en,
323
          input last division
                                 => input last division,
324
          output last division => output last division);
326
      -- just for test : process(data out brams M, r)
327
           variable row even, row odd, inv row even, inv row odd:
          row array;
329
       – begin
           for i in 0 to P BANDS-1 loop
330
                               := signed(data out brams M(i*
             row even(i)
331
         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1 downto i*
         PIXEL DATA WIDTH*2));
             row odd(i)
                               := signed (data out brams M(i*
332
         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX
           downto i*PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX+1));

    the odd row

333
             inv row even(i) := signed(data out brams M inv(i*
334
         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1 downto i*
         PIXEL DATA WIDTH*2));
```

```
inv row odd(i) := signed(data out brams M inv(i*
335
         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX
          downto i*PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX+1));
           end loop;
336
     -- end process;
337
338
     - control address inputs and control inputs to BRAMs
339
     control addresses and control BRAM: process (r,
340
         output backward elim, output last division,
         output forward elim)
      begin
341
        if (r.state reg.state = STATE STORE CORRELATION MATRIX) then
342
          write address even
                                 <= r.write address even;</pre>
343
          write address odd
                                 <= r.write address odd;</pre>
344
          read address even
                                 <= r.read address even;</pre>
345
          read address odd
                                 <= r.read address odd;</pre>
346
                                 <= '1';
          write enable even
          write enable odd
                                 <= '1';
348
          write enable inv even <= '1';
349
          write enable inv odd <= '1';
        elsif (r.state reg.state = STATE FORWARD ELIMINATION) then
351
          -- Set read addresses to output from top elimination
352
          read address even <= output forward elim.read address even
          read address odd <= output forward elim.read address odd;
354
          if output forward elim.forward elimination write state =
355
             SWAP ROWS then
            write address even
                                   <= output forward elim.
356
                write address even;
            write address odd
                                   <= output forward elim.
357
                write address odd;
            write enable even
                                   <= output forward elim.
358
                flag write to even row;
            write enable odd
                                   <= output forward elim.
                flag write to odd row;
            write_enable_inv_even <= '0';</pre>
360
            write enable inv odd <= '0';
361
          elsif (output backward elim.
362
              forward elimination write state = EVEN j WRITE or
              output backward elim.forward elimination write state =
             ODD j WRITE) and output backward elim.valid data = '1'
              then
                                   <= output backward elim.
            write address even
363
                write address even;
            write address odd
                                   <= output backward elim.
364
                write address odd;
            write enable even
                                   <= output backward elim.
365
                flag write to even row;
            write enable odd
                                   <= output backward elim.
366
                flag write to odd row;
```

```
write enable inv even <= output backward elim.
367
                flag_write_to_even_row;
            write enable inv odd <= output backward elim.
368
                flag write to odd row;
          else
369
                                    <= '0';
            write enable even
370
            write enable odd
                                    <= '0'
371
            write_enable_inv_even <= '0';
372
            write enable inv odd
                                    <= '0';
373
            write address even
                                    = 0;
374
            write address odd
                                    = 0;
375
          end if;
376
377
        elsif (r.state reg.state = STATE BACKWARD ELIMINATION) then
378
          read address even <= r.read address even;
379
          read address odd <= r.read address odd;
380
          if (output backward elim. valid data = '1') then
381
            - Received data from backward elimination.
382
            if (output backward elim. flag write to odd row = '1')
383
                then
                - the j-indexed row is an odd row of the matrix
384
               write enable inv odd <= '1';
385
               write enable inv even <= '0';
               write enable odd
                                      <= '1';
387
                                       <= '0'
388
               write enable even
               write address even
                                       = 0:
389
               write address odd
                                       <= output backward elim.
390
                   write address odd;
             elsif (output backward elim.flag write to even row = '1')
391
                  then
                - the j-indexed row is an even row of the matrix
392
               write enable inv odd
                                      <= '0';
393
               write_enable_inv_even <= '1';</pre>
394
               write enable odd
                                       <= '0';
               write enable even
                                       <= '1':
396
               write address even
                                       <= output backward elim.
397
                   write address even;
               write address odd
                                               -- To avoid latches
                                      <= 0:
398
399
             else
                                          '0';
               write enable inv odd
                                      \leq =
400
               write enable inv even <= '0';
401
                                       <= '0';
               write enable odd
402
                                      <= '0';
               write enable even
403
               write address even
                                      <= 0;
404
               write address odd
                                      <= 0;
405
            end if;
406
          else
407
            write enable inv odd <= '0';
408
            write enable inv even <=
                                        ,0;
409
            write enable even
410
```

```
<= '0';
            write enable odd
411
                                    = 0;
            write address even
412
            write address odd
                                    <= 0;
                                               -- To avoid latches
413
          end if;
414
        elsif r.state reg.state = STATE LAST DIVISION then
415
          read address odd <= r.read address odd;
416
          read address even <= r.read address even;
417
          if output last division.valid data = '1' then
418
            write enable inv odd <= not(output last division.
419
                flag write to even row);
            write_enable_inv_even <= output_last_division.
420
                flag write to even row;
                                    <= not(output last division.
            write enable odd
421
                flag write to even row);
            write enable even
                                    <= output last division.
422
                flag write to even row;
            write address even
                                    <= output last division.
                write address even;
            write address odd
                                    <= output last division.
424
                write address odd;
          else
425
            write enable inv even <= '0';
426
            write enable inv odd
                                    <= '0':
                                    <= '0';
            write enable even
428
429
            write enable odd
                                    <= '0'
            write address even
                                    <= 0;
430
            write_address odd
                                    <= 0:
431
          end if;
432
        elsif r.state reg.state = STATE OUTPUT INVERSE MATRIX then
433
          read_address even
                                  <= r.read address even;</pre>
434
          read address odd
                                  <= r.read address odd;</pre>
435
          write enable inv even <= '0';
436
          write enable inv odd
                                  <= '0';
437
          write enable even
                                  <= '0';
438
          write_enable_odd
                                  <= '0'
439
          write address even
                                  = 0;
440
          write_address odd
                                  <= 0;
441
        else
449
          read address even
443
                                  <= 0;
          read address odd
444
                                  <= 0;
          write enable inv even <= '0';
445
                                  <= '0';
          write enable inv odd
446
          write enable even
                                  <= '0';
447
          write enable odd
                                  <= '0';
448
          write address even
                                  <= 0;
449
          write address odd
                                  <= 0;
450
        end if;
451
     end process;
452
453
  -- control inputs to elimination processes and last division
```

```
control input to elimination: process (r, output backward elim
455
          , output_last_division, output_forward_elim,
         data out brams M inv, data out brams M)
      begin
456
        if (r.valid data = '1') then
457
          if (r.state reg.state = STATE FORWARD ELIMINATION) then
458
              - In state forward elimination the reads and writes are
459
                  issued from
            -- top forward elimination, not from top-inverse
460
            input forward elimination.state reg
461
                                                                        \leq =
                  r.state reg;
            input forward elimination. valid data
                                                                        \leq =
                  '1';
            input forward elimination.flag first data elimination <=
463
                 r.flag first data elimination;
            — Set input to last division
464
            input last division.row i
                                                                        <=
465
                  ((others \Rightarrow (others \Rightarrow '0')));
            input last division.inv row i
466
                  ((others \Rightarrow (others \Rightarrow '0')));
            input last division.state reg.state
                                                                        \leq =
467
                 STATE IDLE;
            input last division.index i
                  0:
            input last division.valid data
469
                  '0';
            input last division.flag write to even row
470
                                                                        \leq =
                  '0';
            input last division.write address even
471
                                                                        \leq =
            input_last_division.write address odd
                                                                        \leq =
472
            for i in 0 to P BANDS-1 loop
473
               input forward elimination.row even(i)
                                                            <= signed (
                  data\_out\_brams\_M\,(\,\,i\,*PIXEL\_DATA\_WIDTH*2\,\,\,+
                  PIXEL DATA WIDTH*2-1 downto i*PIXEL DATA WIDTH*2));
               input forward elimination.row odd(i)
                                                             <= signed (
475
                  data out brams M(i*PIXEL DATA WIDTH*2 +
                  PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX downto i*
                  PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX+1));
               input forward elimination.inv row even(i) <= signed(
476
                  data out brams M inv(i*PIXEL DATA WIDTH*2 +
                  PIXEL DATA WIDTH*2-1 downto i*PIXEL DATA WIDTH*2));
               input forward elimination.inv row odd(i) <= signed(
477
                  data out brams M inv(i*PIXEL DATA WIDTH*2 +
                  PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX downto i*
                  PIXEL DATA WIDTH*2 +EVEN ROW TOP INDEX+1));
            end loop;
478
479
            -- if (output forward elim.
480
```

```
forward elimination write state = EVEN j WRITE or
                output_forward_elim.forward_elimination_write_state =
                 ODD j WRITE) and output forward elim.valid data =
                '1' then
            if not (output forward elim.
481
                forward elimination write state = SWAP ROWS) and
                output forward elim.valid data = '1' then
                - USE the same elimination—core as backward
482
                  elimination
              - set inputs elimination core elimination
483
              input elimination.row j
                                                                     \leq =
484
                  output forward elim.row j;
              input elimination.row i
485
                  output forward elim.row i;
              input elimination.index i
486
                                                                     \leq =
                  output forward elim.index i;
              input elimination.index j
                  output forward elim.index j;
              input elimination.inv row j
                                                                     \leq =
488
                  output forward elim.inv row j;
              input elimination.inv row i
                                                                     \leq =
489
                  output forward elim.inv row i;
              input_elimination.valid data
                  output forward elim.valid data;
491
              input elimination.state reg
                                                                     \leq =
                  output forward elim.state reg;
              input elimination. write address even
492
                                                                    \leq =
                  output forward elim. write address even;
              input elimination.write address odd
493
                                                                     \leq =
                  output forward elim. write address odd;
              input elimination. flag write to even row
                                                                     \leq =
494
                  output forward elim.flag write to even row;
              input_elimination.flag_write_to_odd_row
                                                                     <=
495
                  output forward elim.flag write to odd row;
              input_elimination.forward_elimination_write state <=
496
                  output forward elim.forward elimination write state
            else
497
                 set input to elimination core
498
              input elimination.row j
                                                                    <= r
                  .row j;
              input elimination.row i
500
                  .row i;
              input elimination.index i
                                                                    <= r
501
                  .index i;
              input elimination.index j
502
                                                                    \leq r
                  .index j;
              input_elimination.inv row j
                                                                     <= r
503
                  .inv row j;
              input elimination.inv row i
                                                                     <= r
504
```

```
.inv row i;
              input elimination.valid data
                                                                    \leq =
505
                   ,0;
              input elimination.state reg.state
                                                                    <=
506
                  STATE IDLE;
              input elimination.write address even
507
                                                                    <= r
                  .write address even;
              input elimination.write address odd
                                                                    \leq r
508
                  .write address odd;
              input elimination. flag write to even row
509
                                                                    \leq =
              input elimination.flag write to odd row
                                                                    \leq =
510
                   '0';
              input elimination.forward elimination write state <=
511
                  output forward elim.forward elimination write state
            end if;
512
          elsif(r.state reg.state = STATE BACKWARD ELIMINATION) then
513
            - set input to forward elimination
514
            input forward elimination.valid data
                                                                       <=
                  0;
            input forward elimination.state reg
516
                                                                       \leq =
                 r.state reg;
            input forward elimination.flag first data elimination <=
517
                  0;
            for i in 0 to P BANDS-1 loop
518
              input forward elimination.row even(i)
                                                          <= to signed
519
                  (0, PIXEL DATA WIDTH*2);
              input forward elimination.row odd(i)
                                                         <= to signed
520
                  (0, PIXEL DATA WIDTH*2);
              input forward elimination.inv row even(i) <= to signed
521
                  (0, PIXEL DATA WIDTH*2);
              input forward elimination.inv row odd(i) <= to signed
522
                  (0, PIXEL DATA WIDTH*2);
            end loop;
523
            - set input to elimination core
524
            input elimination.row j
                                                                  <= r.
                row j;
            input elimination.row i
526
                                                                  <= r.
                row i;
            input elimination.index i
                                                                  \leq r.
527
                index i;
            input elimination.index j
                                                                  <= r.
528
                index j;
            input elimination.inv row j
                                                                  <= r.
529
                inv row j;
            input elimination.inv row i
                                                                  <= r.
530
                inv row i;
            input elimination.valid data
                                                                  <= r.
531
                valid data;
```

```
input elimination.state reg
532
                                                                    <= r.
                 state_reg;
             input elimination.write address even
                                                                    <= r.
533
                 write address even;
            input elimination. write address odd
                                                                    <= r.
534
                 write address odd;
            input elimination.flag write to even row
535
                                                                    \leq r.
                flag write to even row;
            input elimination.flag write to odd row
                                                                    <= r.
536
                flag write to odd row;
            input elimination.forward elimination write state <=
537
                output forward elim.forward elimination write state;
            — Set input to last division
538
            input_last_division.row i
                                                                    <= ((
539
                 others \Rightarrow (others \Rightarrow '0'));
            input last division.inv row i
                                                                    <= ((
540
                 others \implies (others \implies '0'));
            input last division.state reg.state
                                                                    \leq =
541
                STATE IDLE;
            input last division.index i
                                                                    = 0;
            input last division.valid data
                                                                    \leq =
543
                 '0':
            input last_division.flag_write_to_even_row
                                                                    \leq =
                                                                    <= 0:
545
             input last division write address even
            input last division.write address odd
                                                                    <= 0:
546
          elsif (r.state reg.state = STATE LAST DIVISION) then
547
            -- Set input to last division
548
            input last division.row i
                                                                         \leq
549
                  r.row i;
            input last division.inv row i
550
                  r.inv row i;
            input_last_division.state_reg.state
                                                                         <=
551
                  r.state reg.state;
            input_last_division.index_i
                                                                         <=
552
                  r.index i;
            input last division.valid data
                                                                         \leq =
                  r.valid data;
            input last division.flag write to even row
554
                  r.flag write to even row;
            input_last_division.write address even
                                                                         <=
555
                  r. write address even;
            input last division.write address odd
556
                                                                         \leq =
                  r.write address odd;
              - set input to elimination core
            input elimination.row j
558
                                                                         \leq =
                  r.row j;
            input elimination.row i
                                                                         \leq =
559
                  r.row i;
            input elimination.index i
                                                                         \leq =
560
```

```
r.index i;
            input elimination.index j
                                                                         <=
561
                  r.index j;
            input elimination.inv row j
562
                  r.inv row_j;
            input elimination.inv row i
563
                  r.inv row i;
            input elimination.valid data
564
                  '0';
            input elimination.state reg
                                                                         <=
565
                  r.state reg;
            input elimination. write address even
                                                                         \leq =
                  r.write address even;
            input elimination.write address odd
567
                  r.write address odd;
            input elimination.flag write to even row
                                                                         <=
568
                  0 ;
            input elimination.flag write to odd row
                                                                         \leq =
569
                  '0':
            input elimination.forward elimination write state
                                                                         \leq =
                  output forward elim.forward elimination write state;
            -- set input to forward elimination
571
            input forward elimination. valid data
                                                                         <=
572
            input forward elimination.state reg
573
                  r.state reg;
            input forward elimination.flag first data elimination <=
574
                  , o ·;
             for i in 0 to P BANDS-1 loop
575
               input_forward_elimination.row_even(i)
                                                         <= to signed
576
                   (0, PIXEL DATA WIDTH*2);
               input forward elimination.row odd(i)
                                                             <= to signed
                   (0, PIXEL DATA WIDTH*2);
               input forward elimination.inv row even(i) <= to signed
                   (0, PIXEL DATA WIDTH*2);
               input forward elimination.inv row odd(i) <= to signed
579
                   (0, PIXEL DATA WIDTH*2);
            end loop;
580
          else
581
            input last division.row i
                                                                         \leq =
                  ((others \Rightarrow (others \Rightarrow '0')));
             input last division.inv row i
583
                  ((others \Rightarrow (others \Rightarrow '0')));
            input last division.state reg.state
584
                 STATE IDLE;
            input last division.index i
                                                                         \leq =
585
                  0;
            input last division.valid data
                                                                         \leq =
586
                  0 ;
            input last division.flag write to even row
                                                                         \leq =
587
```

```
'O':
            input last division.write address even
                                                                        <=
588
            input last division.write address odd
                                                                        <=
589
            - set input to elimination core
590
            input elimination.row j
591
                                                                        \leq =
                 r.row j;
            input elimination.row i
                                                                        \leq =
592
                 r.row i;
            input elimination.index i
593
                 r.index i;
            input elimination.index j
594
                 r.index j;
            input elimination.inv row j
595
                                                                        \leq =
                 r.inv\_row\_j;
            input elimination.inv row i
596
                 r.inv row i;
            input elimination.valid data
597
                  0;
            input elimination.state reg.state
598
                                                                        \leq =
                 STATE IDLE;
            input elimination.write address even
                 r.write address even;
            input elimination. write address odd
600
                 r.write address odd;
            input elimination.flag write to even row
601
                                                                        \leq =
                  '0';
            input elimination.flag write to odd row
                                                                        \leq =
602
                  <sup>'</sup>0 ;
            input elimination. forward elimination write state
603
                 output forward elim.forward elimination write state;
              - set input to forward elimination
604
            input forward elimination.valid data
                                                                        \leq =
                  '0';
            input_forward_elimination.state_reg
606
                 r.state reg;
            input forward elimination.flag first data elimination <=
607
                  0;
            for i in 0 to P BANDS-1 loop
608
               input forward elimination.row even(i)
                                                             <= to signed
609
                   (0, PIXEL DATA WIDTH*2);
               input forward elimination.row odd(i)
                                                             <= to signed
610
                  (0, PIXEL DATA WIDTH*2);
               input forward elimination.inv row even(i) <= to signed
611
                  (0, PIXEL DATA WIDTH*2);
               input forward elimination.inv row odd(i) <= to signed
612
                   (0, PIXEL DATA WIDTH*2);
            end loop;
613
614
          end if;
```

```
else
615
            - set input to forward elimination
616
          input forward elimination.valid data
                                                                       \leq =
617
               0 ':
          input forward elimination.state reg
                                                                       \leq r
618
              .state reg;
          input forward elimination.flag first data elimination <=
619
          for i in 0 to P BANDS-1 loop
620
            input forward elimination.row even(i)
                                                           <= to signed
621
                 (0, PIXEL DATA WIDTH*2);
            input forward elimination.row odd(i)
                                                           <= to signed
622
                 (0, PIXEL DATA WIDTH*2);
            input forward elimination.inv row even(i) <= to signed
623
                 (0, PIXEL DATA WIDTH*2);
            input forward elimination.inv row odd(i) <= to signed
624
                 (0, PIXEL DATA WIDTH*2);
          end loop;
625
          - set input to elimination core
626
          input elimination.row j
                                                                  \leq = r.
              row j;
          input elimination.row i
                                                                  \leq = r.
628
              row i;
          input elimination.index i
                                                                  <= r.
629
              index i;
          input elimination.index j
630
                                                                  <= r.
              index j;
          input elimination.inv row j
                                                                  <= r.
631
              inv row j;
          input_elimination.inv row i
                                                                  <= r.
632
              inv row i;
          input elimination.valid data
                                                                  <= '0';
633
          input elimination.state reg.state
634
              STATE IDLE;
          input elimination.write address even
                                                                  \leq r.
635
              write address even;
          input elimination.write address odd
                                                                  <= r.
              write address odd;
                                                                  <= '0':
          input_elimination.flag_write_to_even_row
637
                                                                  <= '0';
          input elimination.flag write to odd row
638
          input elimination.forward elimination write state <=
639
              output forward elim.forward elimination write state;
          -- Input to last division
640
          input last division.row i
                                                                  \leq = ((
641
              others \Rightarrow (others \Rightarrow '0'));
          input last division.inv row i
                                                                  \leq = ((
642
              others \Rightarrow (others \Rightarrow '0'));
          input last division.state reg.state
                                                                  \leq =
643
              STATE IDLE;
          input last division.index i
                                                                  <= 0;
644
```

```
input last division.valid data
                                                                <= '0';
645
                                                                <= '0';
          input_last_division.flag_write_to_even_row
646
          input last division.write address even
                                                                <= 0:
647
          input last division.write address odd
                                                                <= 0:
648
        end if:
649
      end process;
650
651
      control inverse output : process (r, data out brams M inv)
652
      begin
653
        case r.state reg.state is
654
          when STATE OUTPUT INVERSE MATRIX =>
655
                                             <= '1';
            inverse rows.valid data
            inverse rows.address
                                             <= r.
657
                counter output inverse matrix;
            inverse rows.two inverse rows <= data out brams M inv;
658
          when others =>
659
                                            <= '0';
            inverse rows.valid data
660
            inverse rows.address
                                             = 0;
661
            inverse rows.two inverse rows <= (others => '0');
662
        end case;
      end process;
664
665
666
      comb: process (reset n, valid, r, data out brams M inv,
667
         data out brams M, output forward elim, output backward elim
          , output last division, din, writes done on column,
          write address odd, write address even) -- combinatorial
          process
        variable v : inverse top level reg type;
668
      begin
669
        v := r;
670
        case v.state reg.state is
671
          when STATE IDLE =>
672
            v.read enable
                                       := '0';
            v.flag write to even row := '0';
674
            v.flag_write to odd row
                                       := '0'
675
                                       := '0';
            v.valid data
            if(valid = '1') then
677
              v.valid data
678
                  := '1':
679
              v.state reg.state
                  := STATE STORE CORRELATION MATRIX;
                                                 - Set write address to
680
                                                   BRAMS
              v.write address even
681
                  := 0;
              v.read address odd
682
```

```
:= 0;
              v.read address even
683
                  := 0:
              v.flag write to odd row
684
                  := '1';
              v.flag write to even row
685
                  := '1';
              v.read enable
686
                  := '1';
              v.bram write data M
687
                  := din;
              v. writes done on column
688
                  := writes done on column;
              v.bram write data M inv
689
                  := (others \Rightarrow '0');
              v.bram write data M inv
690
                  := (others \Rightarrow '0');
              v.bram write data M inv((to integer(unsigned(r.
691
                  writes done on column))*2)*PIXEL DATA WIDTH*2)
                                                := '1'; -- creating the
                    identity matrix
              v.bram write data M inv((to integer(unsigned(
692
                  writes done on column))*2+1)*PIXEL DATA WIDTH*2+
                  P BANDS*PIXEL DATA WIDTH*2) := '1';
              v.wait counter
693
              v.flag waiting for bram update
694
                  := '0';
            end if;
695
          -- need to wait until valid data on all
696
          when STATE STORE CORRELATION MATRIX =>
697
                                               -- SET BRAM to write
698
                                                   input data
            v.writes done on column
699
                := writes done on column;
            v.write address even
700
                := r.write address even +1;
```

715

```
v.write address odd
701
                := r.write address odd +1;
            v.read address odd
702
                := 0;
            v.read address even
703
               := 0;
            v.read enable
704
                := '1';
            v.bram write data M
705
                := din;
            v.bram write data M inv
706
                := (others \Rightarrow '0');
            v.bram write data M inv((to integer(unsigned(
707
                writes done on column))*2)*PIXEL DATA WIDTH*2)
                                               := '1'; -- creating the
                 identity matrix
            v.bram write data M inv((to integer(unsigned(
708
                writes done on column))*2+1)*PIXEL DATA WIDTH*2+
               P BANDS*PIXEL DATA WIDTH*2) := '1';
            v.flag waiting for bram update
709
               := '0';
            if (to integer (unsigned (r.writes done on column)) +1 <
710
               P BANDS/2) then
              v.bram write data M inv((to integer(unsigned(
711
                  writes done on column))*2)*PIXEL DATA WIDTH*2)
                                                 := '1'; -- creating
                  the identity matrix
              v.bram_write_data_M_inv((to_integer(unsigned(
712
                  writes done on column))*2+1)*PIXEL DATA WIDTH*2+
                  P BANDS*PIXEL DATA WIDTH*2) := '1';
            end if;
713
            if to integer (unsigned (r.writes done on column)) =
714
               P BANDS/2-1 then
```

```
-- in BRAM before
716
                                                   starting to edit it.
                                                        := '1';
              v.read enable
              v.read address even
                                                        := 0;
718
              v.read address odd
                                                           0;
719
              v.state reg.state
                  STATE FORWARD_ELIMINATION;
              v.write enable even
                                                        :=
                                                           '0':
721
              v.write enable odd
                                                           'o':
722
              v.wait counter
                                                           0;
723
              v.flag last read backward elimination :=
                                                           '0':
724
                                                        := '1';
              v.flag first data elimination
725
              v.valid data
                                                        := '1';
726
727
            end if;
728
            if valid = '0' then
729
              v.state reg.state := STATE IDLE;
730
                v.state reg.drive := STATE IDLE DRIVE;
731
            end if;
732
          when STATE FORWARD_ELIMINATION =>
733
            -- Set first memory request?
734
            — Set write_state?
735
            v.flag first data elimination := '0';
            if output\_forward\_elim.index\_j = P\_BANDS-1 and
737
                output forward elim.index i = P BANDS-2 then
              - finished forward elimination
738
739
740
              v.state reg.state
                                                 :=
                  STATE_BACKWARD ELIMINATION;
              v.flag first iter backward elim := '1';
741
              - Request data for BACKWARD elimination
              v.read address even
                                                 := P BANDS/2-1;
743
                  read toppermost address, contains
                                               --row P BANDS-1 and
744
                                                   P BANDS-2
                                                 := P BANDS/2-1;
              v.read address odd
745
```

```
end if;
746
          when STATE BACKWARD ELIMINATION =>
747
            if (r.flag first iter backward elim = '1') then
748
              -- Read first data from BRAMs
749
              v.write address even
750
                   P BANDS/2-1; — first write will happen
                                               -- to even row, located
751
                                               -- in even BRAMs.
752
              v.write address odd
                                                                        :=
753
                   P BANDS/2-1;
              v.read enable
754
                    1;
              v.write enable even
                                                                        :=
755
                    0 ;
              v.write enable odd
756
                    '0';
              v.flag first data elimination
                    '0';
              --v.flag waited one clk
758
                  := '0'
              v.flag first memory request
                                                                        :=
759
                    '1':
              v.index j two cycles ahead
                   P BANDS-2;
              v.index i two cycles ahead
761
                   P BANDS-1;
              v.read address row i two cycles ahead
762
                                                                        :=
                   P BANDS/2-1;
              v.read address even
763
                                                                        •=
                   P BANDS/2-1;
              v.read address odd
764
                   P BANDS/2-1;
              v.address_row_i
765
                   P BANDS/2-1;
              v.flag finished sending data to BRAM one cycle ago
766
              v.flag finished sending data to BRAM two cycles ago :=
                    '0';
              v.flag wr row i at odd row
768
                    , <sub>1</sub> ,
              v.flag prev row i at odd row
769
                    1;
              v.flag first iter backward elim
770
                    0;
              v.wait counter
771
                    0;
              v.flag_waiting_for_bram update
                                                                        :=
772
              v.flag last read backward elimination
773
                    '0';
```

```
end if;
774
775
            if (r. flag first memory request = '1') then
776
              v.flag first memory request := '0';
777
              --v.flag waited one clk
                                              := '1':
778
              v.index j two cycles ahead
779
                  index j two cycles ahead -1;
              v.read address even
                                            := r.read address even -1;
780
              — need to read an odd row
781
                                            := r.read address odd -1;
              v.read address odd
782
783
              v.flag first data elimination := '1';
785
            end if;
786
            -- if (r.flag_waited one clk = '1') then
787
                 v.flag first data elimination := '1'; -- the next
788
                clock cycle the BRAM
                                                 - will have the
                correct output, for
                 -- the first input of the inverse matrix
                 v.flag waited one clk := '0';
791
                 if (r.index j two cycles ahead-1 >= 0) then
792
                   -- need to read an even row, do not change read
                address
                   v.index j two cycles ahead := r.
794
                index j two cycles ahead -1;
               end if;
795
            -- end if;
796
            if (r.flag first data elimination = '1') then --
797
                received the first
              -- input data to backward elimination from BRAM
798
                v.state reg.fsm start signal :=
799
       START BACKWARD ELIMINATION;
               - must set the flag low again
800
              v.flag first data elimination := '0';
801
              for i in 0 to P BANDS-1 loop
802
                v.row j(i)
                               := signed (data out brams M(i*
                    PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1 downto
                    i *PIXEL DATA WIDTH * 2));
                               := signed (data out brams M(i*
804
                v.row i(i)
                    PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                    EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH*2 +
                    EVEN ROW TOP INDEX+1);
                  - the odd row
805
                v.inv row j(i) := signed(data out brams M inv(i*
806
                    PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1 downto
                    i *PIXEL DATA WIDTH * 2));
                v.inv_row_i(i) := signed(data out brams M inv(i*
807
                    PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                    EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH*2 +
```

```
EVEN ROW TOP INDEX+1));
              end loop:
808
                                            := P BANDS-1;
809
              v.index i
              v.index j
                                            := P BANDS-2;
810
              v.address_row_i
                                            := P BANDS/2-1;
811
                                            := '1';
              v.valid data
812
              - The first written j-row will alway be at an even-
813
              v.flag write to even row
                                           := '1';
814
              v.flag write to odd row
                                            := '0'
815
                                            := '1';
              v.write enable even
816
                                            := '0';
              v.write enable odd
817
              v. write address even
                                            := P BANDS/2 -1;
818
                                            := P BANDS/2-1;
              v.write address odd
819
              v.flag wr row i at odd row := '1';
820
              v.elimination write state
                                            := ODD j WRITE;
821
              -- read new data
              if (r.read address odd >= 0 and r.
823
                  index j two cycles ahead >= 1) then
                  - need to read an even row
824
                v.read address odd
                                              := r.read address odd;
825
                v.read address even
                                              := r.read address even;
826
                 v.index j two cycles ahead := r.
827
                    index j two cycles ahead -1;
               elsif r.index j two cycles ahead < 1 then
828
                -- new i or finished, update
829
                 if r.index i two cycles ahead >= 2 then
830
                   v.index i two cycles ahead := r.
831
                       index i two cycles ahead -1;
                   v.index j two cycles ahead := r.
832
                       index i two cycles ahead -1;
                   if r.flag prev row i at odd row = '1' then
833
                       - next row i will be located in an even indexed
834
                     v.read address even
                                                              := r.
835
                         read_address_row_i_two_cycles_ahead;
                     v.read address odd
                         read\_address\_row\_i\_two\_cycles\_ahead-1;
                     v.read\_address\_row\_i\_two\_cycles\_ahead := r.
837
                         read address row i two cycles ahead;
                     v.flag prev row i at odd row
838
839
                   else
                     -- next row i will be located in an odd indexed
840
                     v.read address odd
841
                         read address row i two cycles ahead -1;
                     v.read address even
842
                         read address row i two cycles ahead -1;
                     v.read address row i two cycles ahead := r.
843
                         read address row i two cycles ahead -1;
```

```
v.flag prev row i at odd row
                                                            := '1';
844
                  end if:
845
                end if;
846
              end if;
847
            end if:
848
            case r.elimination write state is
849
              when ODD j WRITE =>
850
                if r.flag_waiting_for_bram_update = '0' then
851
                   v.flag write to even row := '0';
852
                   v.flag write to odd row := '1';
853
                  - row j is outputted from odd BRAMs(located at
854
                      higher end of output)
                   for i in 0 to P BANDS-1 loop
855
                                    := signed (data out brams M(i*
                     v.row j(i)
856
                        PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                        EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH
                         *2 +EVEN ROW TOP INDEX+1));
                    v.inv row j(i) := signed(data out brams M inv(i*
857
                        PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                        EVEN ROW TOP INDEX downto i*PIXEL_DATA_WIDTH
                         *2 +EVEN ROW TOP INDEX+1));
                   end loop;
858
                   v.write enable even := '0';
859
                   v.write enable odd := '1';
860
861
                   v.index j
                                        := r.index j -1;
                   if r.index j >= 1 then
862
                     v.write address odd := r.write address odd -1;
863
                     v. write address even := r. write address even -1;
864
                  end if;
865
                end if;
866
                -- do not really understand how the -2 got in this
867
                    if ... check
                if v.index j \le 1 and r.index i two cycles ahead -2
868
                     v.\,index\ j\ < B RAM WAIT CLK CYCLES and r\,.
                    wait counter < B RAM WAIT CLK CYCLES-(r.
                    index_i_two_cycles_ahead-2 -v.index j) then
                  - Need to wait for the row to update before
869
                      reading it.
                  v.wait counter
                                                    := r.wait counter
870
                      +1;
                  v.flag waiting for bram update := '1';
871
                else
872
                   v.flag waiting for bram update := '0';
873
                   v. wait counter
874
                   if (v.index j >= 1) then
875
                    --v.index j
                                                   := r.index j -1;
876
                    v.elimination write state := EVEN j WRITE;
877
                   elsif v.index j < 1 then
                    --v.index i := r.index i -1;
879
                    --v.index j := r.index i -2;
880
```

```
if (r.flag wr row i at odd row = '0') then
881
                       v.elimination write state := ODD i START;
882
883
                     else
                       v.elimination write state := EVEN i START;
884
                     end if:
885
                   end if:
886
                   -- read new data. Data need to be read two clock
887
                       cycles in advance
                   if (r.read address odd >= 1 and r.
888
                       index j two cycles ahead >= 2) then
                     -- need to read an odd row
889
                     v.read address odd
                                                  := r.read address odd
890
                         -1;
                     v.read address even
891
                         read address even -1;
                     v.index\_j\_two\_cycles \ ahead := \ r\,.
892
                         index_j_two_cycles_ahead-1;
                   elsif v.index j < 2 then
893
                     -- new i, update
894
                     if r.index i two cycles ahead >= 2 then
                       v.index i two cycles ahead := r.
896
                           index i two cycles ahead -1;
                       v.index j two cycles ahead := r.
897
                           index i two cycles ahead -2;
                       if r.flag prev row i at odd row = '1' then
898
                         -- next row i will be located in an even
899
                             indexed row
                         v.read address even
                                                                   := r.
900
                             address row i;
                         v.read address odd
                                                                   := r.
901
                             address row i-1;
                         v.read address row i two cycles ahead := r.
902
                             read_address_row_i_two_cycles_ahead;
                         v.flag prev row i at odd row
903
                              '0':
904
                         -- next row i will be located in an odd
905
                             indexed row
                         v.read address odd
906
                             read address row i two cycles ahead -1;
                         v.read address even
907
                             read address row i two cycles ahead -1;
                         v.read\_address\_row\_i\_two\_cycles\_ahead := r.
908
                             read address row i two cycles ahead-1;
                         v.flag prev row i at odd row
909
                       end if;
910
                     end if;
911
                   end if;
912
                end if;
913
```

```
when EVEN j WRITE =>
914
                 if r.flag_waiting_for_bram_update = '0' then
915
                   for i in 0 to P BANDS-1 loop
916
                    -- data is located in the even part of the
917
                         output from BRAM
                                    := signed (data out brams M(i*
918
                    v.row j(i)
                        PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                         downto i*PIXEL_DATA WIDTH*2));
                     v.inv row j(i) := signed(data out brams M inv(i*
                        PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                         downto i*PIXEL DATA WIDTH*2));
                   end loop;
920
                   v.flag write to even row := '1';
921
                   v.flag write to odd row := '0';
922
                   v.write address even
                                            := r.write address even;
923
                   v. write address odd
                                            := r.write address odd;
924
                                             := '1';
                   v.write enable even
                                             := '0';
                   v.write enable odd
926
                   v.index j
                                             := r.index j -1;
927
                                             := r.index i;
                   v.index i
                end if;
929
930
                 if v.index j \le 1 and r.index j two cycles ahead-1-
931
                    v.index \ j < B \ RAM \ WAIT \ CLK \ CYCLES \ and \ r.
                    wait counter < B RAM WAIT CLK CYCLES-(r.
                    index j two cycles ahead-1-v.index j) then
                   v.wait counter
                                                    := r.wait counter
932
                      +1;
                   v.flag waiting for bram update := '1';
933
934
                   v. wait counter
935
                   v.flag waiting for bram update := '0';
936
                   if (v.index j >= 2) then
937
                     v.elimination write state := ODD j WRITE;
                   elsif v.index_j < 2 then
939
                     if(r.flag_wr_row_i_at_odd_row = '0') then
940
                       v.elimination write state := ODD i START;
941
942
                       v.elimination write state := EVEN i START;
943
                     end if;
944
                   end if:
945
                  -- read new data
946
                  -if(r.read address odd >= 1 and v.index j >= 1)
947
                   if r.flag last read backward elimination = '0'
948
                      then
                     if (r.read address odd >= 0 and r.
949
                         index j two cycles ahead >= 1) then
                        - need to read an even row ("two clock cycles
950
                           ahead")
```

```
- Even and odd read addresses will be equal
951
                           in backward
                        - elimination except for when reading the
952
                           first read for a even
                         - indexed i.
953
                       v.read address odd
954
                                                    := r.
                           read address_odd;
                        -v.read address even
                                                      := r.
955
                           read address even;
                       v.read address even
                                                    := r.
956
                           read address odd;
                       v.index j two cycles ahead := r.
957
                           index j two cycles ahead-1;
                     elsif\ v.index\_j\,<\,2\ then
958
                       - new i or finished all necessary reads,
959
                           update
                       if v.index i >= 2 then
                         v.index i two cycles ahead := r.
961
                             index i two cycles ahead -1;
                         v.index j two cycles ahead := r.
962
                             index i two cycles ahead -2;
                         if r.flag prev row i at odd row = '1' then
963
                           - next row i will be located in an even
964
                               indexed row
965
                           v.read address even
                                                                     := r
                               .read address row i two cycles ahead;
                           v.read address odd
966
                               . read address row i two cycles ahead -1;
                           v.read address row i two cycles ahead := r
967
                               .read_address_row_i_two_cycles_ahead;
                           v.flag prev row i at odd row
968
                                'O':
                         else
969
                             - next row i will be located in an odd
                               indexed row
                           v.read address odd
971
                               .read address row i two cycles ahead
                               -1;
972
                           v.read address even
                               .read address row i two cycles ahead
                           v.read address row i two cycles ahead := r
                               . read address row i two cycles ahead -1;
                           v.flag prev row i at odd row
974
                                '1';
                         end if;
975
                       end if;
976
                     end if;
977
                   end if;
978
                end if;
979
```

```
when ODD i START =>
980
                 if (r.
981
                    flag finished sending data to BRAM one cycle ago
                    = '0') then
                   for i in 0 to P BANDS-1 loop
982
                                  := signed (data out brams M(i*
                     v.row j(i)
983
                         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                         downto i*PIXEL DATA WIDTH*2));
                     v.row i(i)
                                    := signed (data out brams M(i*
                         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                         EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH
                         *2 +EVEN ROW TOP INDEX+1));
                       - the odd row
985
                     v.inv row j(i) := signed(data out brams M inv(i*
986
                         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                         downto i*PIXEL DATA WIDTH*2));
                     v.inv row i(i) := signed(data out brams M inv(i*
                         PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                         EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH
                         *2 +EVEN ROW TOP INDEX+1));
                   end loop;
988
                   v.flag write to even row
                                               := '1':
989
                   v.flag wr row i at odd row := '1';
                   v.flag write to odd row
                                               := '0';
991
                   v.index i
                                               := r.index i-1;
992
                   v.index j
                                               := r.index i-2;
993
                   v.address row i
                                               := r.address row i-1;
994
                   v. write address even
                                               := r.address row i-1;
995
                   v.write address odd
                                               := r.address row i-1;
996
                                               := '1';
                   v.write enable even
997
                                              := '0';
                   v.write enable odd
998
                   if (v.index j > 1) then
                                              -- the first two indexes
999
                        are contained
                       - within address 0
                     --v.index j
                                                   := r.index j -1;
1001
                     v.elimination_write_state := ODD_j_WRITE;
1002
                   elsif v.index j = 0 and v.index i = 1 then
1003
                     -- In two clock cycles the data will be written
1004
                         to B RAM.
                     -- and it is possible to change state to
1005
                         TOP LAST DIVISON.
1006
                     v .
                         flag finished sending data to BRAM one cycle ago
                          := '1';
                   end if;
1008
                   if r.flag last read backward elimination = '0'
1009
                     if (r.read address odd >= 0 and r.
1010
                         index j two cycles ahead >= 1) then
```

```
--if(r.read address odd >= 1 and r.
1011
                            index_j_two_cycles_ahead >= 2) then
                        -- need to read an even row
1012
                        v.read address odd
                                                     := r.
1013
                            read address odd;
                        v.read address even
1014
                                                     := r.
                            read address even;
                        v.index_j_two_cycles_ahead := r.
1015
                            index j two cycles ahead -1;
                      elsif r.index j two cycles ahead < 1 then
1016
                        -- new i or finished, update
1017
                        if r.index i two cycles ahead >= 2 then
1018
                          v.index i two cycles ahead := r.
1019
                              index i two cycles ahead -1;
                          v.index j two cycles ahead := v.
1020
                              index i two cycles ahead -2;
                          if r.flag prev row i at odd row = '1' then
1021
                            - next row i will be located in an even
1022
                                indexed row
                            v.read address even
                                                                      := r
1023
                                .read address row i two cycles ahead;
                            v.read address odd
1024
                                . read address row i two cycles ahead -1;
                            v.read address row i two cycles ahead := r
1025
                                . read address row i two cycles ahead;
                            v.flag prev row i at odd row
1026
                          else
1027
                            - next row i will be located in an odd
1028
                                indexed row
                            v.read address odd
                                .read address row_i_two_cycles_ahead
                                -1;
                            v.read address even
1030
                                .read address row i two cycles ahead
                            v.read address row i two cycles ahead := r
1031
                                . read\_address\_row\_i\_two\_cycles\_ahead-1;
                            v.flag prev row i at odd row
1032
                          end if:
1033
                        end if:
                     end if;
1035
                   end if:
1036
                 else
1037
                   v.read address even
1038
                                                          := 0;
                   v.read address odd
1039
                                                           := 0;
1040
```

```
flag finished sending data to BRAM two cycles ago
                 end if;
1041
1042
                  if (r.
1043
                     flag finished sending data to BRAM two cycles ago
                      = '1') then
                    v.read address even
1044
                                                             := 0;
                    v.read address odd
1045
                                                              := 0;
1046
                        flag finished sending data to BRAM three cycles ago
                         := '1';
                 end if;
1047
                  if r.
1048
                     flag finished sending data to BRAM three cycles ago
                      = '1' then
                    v.state reg.state
1049
                                                                :=
                       STATE LAST DIVISION;
                    v.last division write state
1050
                                                    := EVEN i WRITE;
                    v.valid data
1051
                                                                     :=
                        'o':
                    v.index i two cycles ahead
1052
                                                     := 2;
                    v.\,flag\ first\_memory\_request
1053
                                                    := '1'; -- used to
                        indicate that the
                                                -- next cycle the first
1054
                                                    write
                                                  - will happen from
                                                    STATE LAST DIVISION
                    v.read address even
1056
                                                             := 0;
                    v.read address odd
1057
                                                              := 0;
                    v.flag finished sending data to BRAM one cycle ago
1058
1059
                    v .
                        flag finished sending data to BRAM two cycles ago
                           := '0';
1060
                        flag_finished_sending_data_to_BRAM_three cycles ago
                         := '0';
                 end if;
1061
1062
               when EVEN i START =>
1063
```

```
for i in 0 to P BANDS-1 loop
1064
                                   := signed (data_out_brams_M(i*
                   v.row i(i)
1065
                       PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                       downto i*PIXEL DATA WIDTH*2));
                                   := signed(data out brams M(i*
                   v.row j(i)
1066
                       PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                       EVEN ROW TOP INDEX downto i*PIXEL_DATA_WIDTH*2
                       +EVEN ROW TOP INDEX+1));
                    the odd row
1067
                   v.inv row i(i) := signed(data out brams M inv(i*
1068
                       PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                       downto i*PIXEL DATA WIDTH*2));
                   v.inv row j(i) := signed(data out brams M inv(i*
1069
                       PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                       EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH*2
                       +EVEN ROW TOP INDEX+1));
                 v.flag wr row i at odd row := '0';
1071
                 v. flag write to even row
                                              := '0'
1072
                 v.flag write to odd row
                                              := '1';
1073
                 v.index i
                                              := r.index i-1;
1074
                 v.index j
                                              := r.index i-2;
1075
                 v. address row i
                                              := r.address row i;
1076
                 v.write address even
                                              := r.address row i -1;
1077
1078
                 v.write address odd
                                              := r.address row i -1;
                 v.write enable even
                                              := '0';
1079
                                              := '1';
                 v.write enable odd
1080
                 if (v.index j >= 1) then
1081
                   v.elimination\_write\_state := EVEN\_j\_WRITE;
1082
                 end if;
1083
                 -- read new data.
1084
                 if r.flag last read backward elimination = '0' then
1085
                   if (r.read address odd >= 1 and r.
1086
                       index j two cycles ahead >= 2) then
                     -- need to read an odd row
1087
                     v.read address odd
                                                  := r.read address odd
1088
                         -1;
                     v.read address even
                                                  := r.
1089
                         read address even -1;
                     v.index j two cycles ahead := r.
1090
                         index_j_two cycles ahead-1;
                   elsif r.index j two cycles ahead < 1 then
                     -- new i, update
1092
                     if r.index i two cycles ahead >= 2 then
1093
                       v.index i two cycles ahead := r.
1094
                           index i two cycles ahead -1;
                       v.index j two cycles ahead := r.
1095
                           index i two cycles ahead -2;
                        if r.flag prev row i at odd row = '1' then
1096
                         -- next row i will be located in an even
1097
```

```
indexed row
                            v.read address even
                                                                        := r.
1098
                                read address row i two cycles ahead;
                           v.read address odd
1099
                                read\_address\_row\_i\_two\_cycles\_ahead-1;
                           v.read address row i two cycles ahead := r.
1100
                                read address row i two cycles ahead;
                            v.flag prev row i at odd row
1101
                         else
1102
                           -- next row i will be located in an odd
1103
                                indexed row
                           v.read address odd
                                                                        := r.
1104
                                \overline{\text{read}} address \overline{\text{row}}_{i}\underline{\text{two}}_{\text{cycles}}\underline{\text{ahead}} -1;
                           v.read address even
1105
                                read address row i two cycles ahead -1;
                            v.read address row i two cycles ahead := r.
1106
                                read address row i two cycles ahead-1;
                            v.flag prev row i at odd row
1107
                                11:
                         end if:
1108
                       end if:
1109
                       if v.index i two cycles ahead = 1 then
1110
                         - Finished reading data for backward
1111
                              elimination
                         v.flag last read backward elimination := '1';
1112
                       end if:
1113
                     end if;
1114
                  end if;
1115
                when others =>
1116
              end case;
           when STATE LAST DIVISION =>
1118
              case r.last division write state is
1119
                when EVEN i WRITE =>
                  if (r.flag_first_memory_request = '1') then
1121
                     - First write is to a even row
1122
                     v.index i
                                                     := 0;
1123
                     v.flag first memory request := '0';
1124
                     v. write address even
                                                     := 0;
1125
                     v.write address odd
1126
                                                    := 0;
                     v. write address even
                                                     := 0:
1127
                     v.write address odd
                                                     := 0;
                     v.valid data
                                                     := '1';
1129
                  else
1130
                     v.index i
                                             := r.index i+1;
                     v. write address even := write address even +1;
1132
                     v. write address odd := write address odd +1;
1133
                  end if;
1134
                  v.flag write to even row := '1';
1135
                  v.flag write to odd row := '0';
1136
```

```
if r.read address even < P BANDS/2-1 then
1137
                   v.read\_address\_even := r.read\_address\_even+1;
1138
                   v.read address odd := r.read address even+1;
1139
                 end if:
1140
                 for i in 0 to P BANDS-1 loop
1141
                   - data is located in the even part of the output
1142
                       from BRAM
                   v.row i(i)
                                  := signed (data out brams M(i*
1143
                      PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                       downto i*PIXEL DATA WIDTH*2));
                   v.inv_row_i(i) := signed(data_out_brams_M_inv(i*
1144
                      PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2-1
                       downto i*PIXEL DATA WIDTH*2));
                 end loop;
1145
                 if v.index i \le P BANDS-2 then
1146
                   v.last division write state := ODD i WRITE;
1147
                 end if;
               when ODD i WRITE =>
1149
                 v.index i := r.index i +1;
1150
                 if v.index i >= P BANDS-1 then
                   - top last division is finished written
1152
                   v.state reg.state
1153
                      STATE OUTPUT INVERSE MATRIX;
                                                    := 0;
                   v.read address odd
1154
1155
                   v.read address even
                                                    := 0:
                   v.read enable
                                                    := '1';
1156
                   v.counter output inverse matrix := 0;
1157
                 else
1158
                   -- row i is outputted from odd BRAMs(located at
1159
                       higher end of output)
                   for i in 0 to P BANDS-1 loop
1160
                     v.row i(i)
                                    := signed (data out brams M(i*
1161
                        EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH
                         *2 +EVEN ROW TOP INDEX+1));
                     v.inv_row_i(i) := signed(data_out_brams M inv(i*
1162
                        PIXEL DATA WIDTH*2 + PIXEL DATA WIDTH*2 +
                        EVEN ROW TOP INDEX downto i*PIXEL DATA WIDTH
                         *2 +EVEN ROW TOP INDEX+1));
1163
                   end loop;
                   v.read address even
                                             := r.read address even;
1164
                   v.read address odd
                                             := r.read address odd;
1165
                   v.flag write to even row := '0';
1166
                   v.flag write to odd row := '1';
1167
                 end if;
1168
                 if v.index i \le P BANDS-3 then
1169
                   v.last division write state := EVEN i WRITE;
1170
                 end if;
1171
              when others =>
1172
                 v.read address even := 0;
1173
```

```
v.read address odd
1174
                  v.flag_write_to_even_row := '0';
1175
                  v.flag write to odd row
1176
                                              := '0';
             end case;
1177
           when STATE OUTPUT INVERSE MATRIX =>
1178
             -- Read all BRAMs to output data
1179
             -- Already read the first two addresses?
1180
             if r.counter output inverse matrix < P BANDS/2-1 then
1181
                v.read address even
                                                    := r.read address even
1182
                    +1;
                v.read address odd
                                                    := r.read address odd
1183
                    +1;
                v.\,counter\_output\_inverse\_matrix \,:=\, r\,.
1184
                    counter output inverse matrix+1;
                v.valid data
1185
              else
1186
             -- Finished! Signal, then go to STATE IDLE
             end if:
1188
1189
           when others =>
             v.read enable
                                                '0';
1191
             v.write enable even
                                             := '0'
1192
             v.write enable odd
                                             := '0';
1193
                                             := STATE IDLE;
             v.elimination write state
1194
1195
             v.state reg.state
                                             := STATE IDLE;
             v.last division write state := STATE IDLE;
1196
             v.valid data
                                             := '0';
1197
1198
         end case;
1199
         if (reset n = 0) then
1200
                                              'o';
           v.read enable
1201
           v.write enable even
                                           :=
                                              'o ';
1202
           v.write enable odd
                                              ,0 ;
1203
           v.elimination write state
                                           := STATE IDLE;
1204
                                           := STATE IDLE;
           v.state reg.state
1205
           v.last_division_write state := STATE IDLE;
1206
                                           := '0';
           v.valid data
1207
         end if;
1208
1209
         r in \ll v;
      end process;
1210
1211
       regs: process(clk, reset n, clk en)
1213
1214
         if rising edge(clk) and clk en = '1' then
1215
           if(reset_n = '0') then
1216
           else
1217
             r \ll r in;
1218
           end if;
1219
1220
         end if;
```

```
1221
1222 end process;
1223
1224 end Behavioral;
```

C.7 Shiftregister

Listing C.7: Shiftregister

```
library IEEE;
  use IEEE.std_logic_1164.all;
  use ieee.numeric std.all;
  library work;
  use work. Common types and functions. all;
  -- A serial (n bit at a time) in parallell out shift register
  -- Inputes four bands at a time, until a whole pixel is shifted
   entity shiftregister four pixels is
                                  std logic vector (PIXEL DATA WIDTH
     port (din
                          in
11
        *ELEMENTS SHIFTED IN FROM CUBE DMA-1 downto 0);
           valid
                          : in
                                  std logic;
           clk
                          : in
                                  std logic;
13
           clk en
                          : in
                                  std logic:
14
                                  std logic;
                          : in
           reset n
                                  std logic vector (log2 (P BANDS*
           shift counter: out
16
              PIXEL DATA WIDTH/(PIXEL DATA WIDTH*4)) downto 0);
  -- Assuming PIXEL DATA WIDTH*4 (maximum 64) bit per input cycle,
       4 pixel components at max 16 bit. Important to
  -- know delay of first input pixel in clock cycles
18
           valid out
                         : out
                                std logic;
19
                          : inout std logic vector (P BANDS*
20
              PIXEL DATA WIDTH -1 downto 0)
           );
21
  end shiftregister four pixels;
22
23
   architecture Behavioral of shiftregister four pixels is
24
                                                  : std logic vector (
     signal r, r in
25
        P BANDS*PIXEL DATA WIDTH -1 downto 0);
     signal r shift counter in, r shift counter: std logic vector(
26
        log2 (P BANDS*PIXEL DATA WIDTH/(PIXEL DATA WIDTH*
        ELEMENTS SHIFTED IN FROM CUBE DMA)) downto 0) := (others =>
          '0'):
     signal r_in_valid out
                                                  : std logic;
27
28
   begin
29
     comb proc : process(din, valid, dout, r_shift_counter)
       variable v shift counter
                                   : integer := to integer(
           unsigned (r shift counter));
```

```
variable v temp shift data in : std logic vector (P BANDS*
32
           PIXEL_DATA_WIDTH-1 -ELEMENTS SHIFTED IN FROM CUBE DMA*
           PIXEL DATA WIDTH downto 0);
                                        : std logic vector (P BANDS *
       variable v
33
           PIXEL DATA WIDTH -1 downto 0);
       variable v valid out
                                        : std logic := '0';
34
     begin
35
       if(valid = '1')then
36
         v shift counter
37
             := to integer(unsigned(r shift counter)) + 1;
38
             := dout;
         v temp shift data in
39
             := v(P BANDS*PIXEL DATA WIDTH-1 downto
             ELEMENTS SHIFTED IN FROM CUBE DMA*PIXEL DATA WIDTH);
         v(P BANDS*PIXEL DATA WIDTH-1 -
40
             ELEMENTS SHIFTED IN FROM CUBE DMA*PIXEL DATA WIDTH
             downto 0)
                                                  :=
             v temp shift data in;
         v(P BANDS*PIXEL DATA WIDTH-1 downto P BANDS*
41
             PIXEL DATA WIDTH - ELEMENTS SHIFTED IN FROM CUBE DMA*
             PIXEL DATA WIDTH) := din;
          if v shift counter = P BANDS/
42
             ELEMENTS SHIFTED IN FROM CUBE DMA then
           v valid out := '1';
43
          else
44
            v valid out := '0';
45
         end if;
46
       else
         v shift counter := 0;
48
                           := (others \Rightarrow '0');
         v_valid_out
                           := '0'
50
       end if;
51
       if (reset n = 0) then
                           := (others \Rightarrow '0');
53
         v\_shift\_counter \ := \ 0;
54
                           := '0'
         v valid out
       end if:
56
       r shift counter in <= std logic vector(to unsigned(
57
           v shift counter, r shift counter in 'length));
       shift counter
                           <= r shift counter;</pre>
58
                            <= v valid out;
       r in valid out
59
       r in
                            = v;
60
       dout
                            <= r;
61
     end process;
62
63
64
```

```
sequential proc : process(clk, clk en)
     begin
66
       if (rising edge(clk) and clk en = '1') then
67

<= r in;

         r
68
                           <= r_in \ valid \ out;
          valid out
69
          r shift counter <= r shift counter in;
       end if:
71
     end process;
72
73
74
  end Behavioral;
```

C.8 Forward elimination

Listing C.8: Forward elimination

```
library IEEE;
  use IEEE.std logic 1164.all;
  use ieee.numeric std.all;
  library work;
  use work. Common types and functions. all;
  -- This module controls the forward elimination stage. It issues
        reads and
     - writes to BRAM
9
   entity top forward elimination is
10
     port (clk
                                              std logic;
                                        : in
11
                                        : in
          reset n
                                              std logic;
12
                                              std logic;
          clk en
                                        : in
13
          input forward elimination
              input elimination reg type;
          output forward elimination : out
15
              output \quad forward\_elimination\_reg\_type
16
   end top forward elimination;
18
   architecture Behavioral of top forward elimination is
19
20
     signal r, r in
                               : input elimination reg type;
21
     signal output swap rows: output forward elimination reg type;
     signal input swap rows : input elimination reg type;
     signal output top level : output forward elimination reg type;
24
25
   begin
26
     - Instance to swap the rows if needed.
27
     swap rows 1: entity work.swap rows module
28
       port map (
29
         clk
                           \Rightarrow clk,
30
```

```
reset n
                            \Rightarrow reset n,
31
         clk en
                            \Rightarrow clk en,
32
         input swap rows => input swap rows,
33
         output swap rows => output swap rows);
34
35
     -- process to set output to inverse top level
36
     set outputs: process(r, output swap rows, output top level)
37
     begin
38
       case r.forward elimination write state is
39
         when STATE IDLE =>
40
            output forward elimination <= output top level;
41
         when CHECK DIAGONAL ELEMENT IS ZERO =>
42
            output forward elimination <= output top level;
43
         when SWAP_ROWS =>
44
            output forward elimination <= output swap rows;
45
         when EVEN j WRITE =>
46
            output forward_elimination <= output_top_level;
         when ODD j WRITE =>
48
            output forward elimination <= output top level;
49
         when others =>
            output forward elimination <= output top level;
51
       end case;
52
     end process;
53
54
55
     set inputs to swap rows: process(input forward elimination, r
     begin
56
       case r. forward elimination write state is
57
         when STATE IDLE =>
            input swap rows.forward elimination write state <=
59
                STATE IDLE;
            input swap rows.row i
                                                                 <= ((
60
                others \Rightarrow (others \Rightarrow '0'));
            input swap rows.row j
                                                                 <= ((
61
                others \Rightarrow (others \Rightarrow '0'));
            input swap rows.index i
                                                                 <= 0:
62
            input swap rows.index j
                                                                 = 0;
                                                                 <= 0:
            input swap rows.address row i
64
                                                                 = 0;
65
            input swap rows.address row j
                                                                 <= '0';
            input swap rows.flag write to even row
66
            input swap rows.flag write to odd row
                                                                 <= '0':
67
            input_swap_rows.flag_prev_row i at odd row
                                                                 <= '0';
         when SWAP ROWS =>
69
            input swap rows.forward elimination write state <= r.
70
                forward elimination write state;
            if r.flag start swapping rows = '1' then
71
              - input from top level
72
              input swap rows.row i
                                                             \leq r.row i;
73
                                                             <= \ r \ . \ row\_j \ ;
              input swap rows.row j
74
              input swap rows.index i
                                                             <= r.
75
```

```
index i;
              input_swap_rows.index_j
                                                             \leq = r.
76
                  index j;
              input swap rows.address row i
                                                             <= r.
77
                  address_row_i;
              input swap rows.address row j
                                                             <= r.
78
                  address row j;
              input swap rows.flag write to even row
                                                             <= r.
79
                  flag write to even row;
              input swap rows.flag write to odd row
                                                             <= r.
80
                  flag write to odd row;
              input swap rows.flag prev row i at odd row <= r.
                  flag prev row i at odd row;
            else
82
                - receive row i and row j from BRAM directly
83
                - Not been simulated and tested that this works.
84
              input swap rows.row i
                                                             <=
85
                  input forward elimination.row i;
              input swap rows.row j
                                                             \leq =
86
                  input forward elimination.row j;
              input swap rows.index i
                                                             \leq =
87
                  input forward elimination.index i;
              input swap rows.index j
                                                             \leq =
                  input forward elimination.index j;
              input swap rows.address row i
                                                             \leq =
89
                  input forward elimination.address row i;
              input swap rows.address row j
90
                  input forward elimination.address row j;
              input swap rows.flag write to even row
                                                            <=
91
                  input_forward_elimination.flag_write_to_even_row;
              input swap rows.flag write to odd row
92
                  input forward elimination.flag write to odd row;
              input swap rows.flag prev row i at odd row <=
93
                  input forward elimination.
                  flag_prev_row_i_at_odd_row;
            end if;
94
          when others =>
95
            input swap rows.forward elimination write state <=
96
                STATE IDLE;
            input swap rows.row i
                                                                <= ((
97
                others \Rightarrow (others \Rightarrow '0'));
            input swap rows.row j
98
                others \Rightarrow (others \Rightarrow '0'));
            input swap rows.index i
                                                                 = 0;
99
            input swap rows.index j
                                                                 = 0;
100
            input swap rows.address row i
                                                                = 0;
101
            input swap rows.address row j
                                                                <= 0;
102
                                                                <= '0':
            input swap rows.flag write to even row
103
                                                                <= '0';
            input_swap_rows.flag_write_to_odd_row
104
            input swap rows.flag prev row i at odd row
                                                                <= '0';
105
```

```
end case;
106
     end process;
107
108
109
110
     comb process: process (output swap rows,
111
         input forward elimination, r, reset n)
112
        variable v: input elimination reg type;
113
114
     begin
115
116
        v.state reg := input forward elimination.state reg;
117
        if (input forward elimination.state reg.state =
118
           STATE FORWARD ELIMINATION and input forward elimination.
            valid data = '1') then
          case r.forward elimination write state is
            when STATE IDLE =>
120
              v.valid data := '0';
121
                - input elimination.flag first data elimination is to
122
                   be sent only
              — once, by the top level inverse
123
              if input forward elimination.
124
                  flag first data elimination = '1' then
                v.forward elimination write state :=
125
                    CHECK DIAGONAL ELEMENT IS ZERO;
                v.flag first data elimination
126
              end if;
127
            when CHECK DIAGONAL ELEMENT IS ZERO =>
128
              if r.flag first data elimination = '1' then
129
                - First iteration of the forward-elimination
130
                -- for the current processed pixel
131
                v.index i
                                                          := 0:
132
                v.index j
                                                          := 0;
                -- Has already read the first j
134
                v.index_j_two cycles ahead
                                                          := 2:
135
                v.index i two cycles ahead
                                                          := 0:
                v.read\_address\_row\_i\_two\_cycles\_ahead := 0;
137
                                                          := '0';
                v.flag write to even row
138
                                                          := '1':
                v.flag write to odd row
139
                v.write address even
                                                          := 0:
140
                v.write address odd
                                                          := 0;
                v.valid data
                                                             '0':
142
                v. flag first data elimination
                                                          := '0';
143
                -- First iteration row i is located at even index=0
                v.row i
145
                    input forward elimination.row even;
                v.row j
146
                    input forward elimination.row odd;
                v.inv row i
147
```

```
input forward elimination.inv row even;
                v.inv row j
148
                    input forward elimination.inv row odd;
                v.address row i
                                                         := 0;
149
                                                         := '0'
                v.flag prev row i at odd row
150
                                                         := 0;
151
                v.wait counter
                v.flag waiting for bram update
                                                         := '0'
152
              elsif r.index i \ge P BANDS-2 and r.index j \ge P BANDS
153
                  -3 then
                -- Forward elimination is finished.
154
                                           := '0';
                v.valid data
155
                v.flag_write_to odd row := '0';
                v.flag write to even row := '0';
157
                                          := P BANDS/2-1;
                v.read address even
158
                v.read address even
                                          := P BANDS/2-1;
              else
160
                v.valid data := '0';
                v.index i
                              := r.index i + 1;
162
                -- Set v.index j to be the same as v.index i as
163
                    index j gets updated in EVEN j WRITE and
                    ODD j WRITE anyways
                v.index j
                            := r.index i + 1;
164
                -- flag prev row i at odd row set by EVEN j WRITE
165
                 - or if previous index j = P BANDS-1 and index i=
166
                    P BANDS-3, then
                -- it was set by ODD j WRITE
167
                if r.flag prev row i at odd row = '1' then
168
                  v.flag_write_to odd row := '0';
169
                  v.flag write to even row := '1';
170
                else
171
                  v.flag write to odd row := '1';
172
                  v.flag write to even row := '0';
173
                end if;
174
                v.wait counter
175
                v.flag_waiting_for_bram_update := '0';
176
                if v.flag_write_to_even_row = '1' then
177
                  -- index i at odd row i
                  - address row i?
179
                  v. address row i
                                        := r.address row i;
180
                  v.address row j
                                       := r.address row i+1;
181
                  - write address is changed in EVEN | WRITE before
182
                       writing
                  v.write address even := r.address row i;
183
                  v.write address odd := r.address row i;
184
                                         := input forward elimination.
                  v.row i
185
                      row odd;
                                         := input forward elimination.
                  v.row j
186
                      row even;
                  v.inv row i
                                         := input forward elimination.
187
                      inv row odd;
```

```
v.inv row j
                                         := input forward elimination.
                      inv_row_even;
                 else
189
                  -- index i at even row
190
                   v.address row i
                                         := r.address row i+1;
191
                  v. write address odd := r. write address odd +1;
192
                  v.address row j
                                         := r.address row i+1;
193
                  v.write address even := r.write address even;
194
                                         := input forward elimination.
                   v.row i
195
                      row even;
                  v.row_j
                                         := input forward elimination.
196
                      row odd;
                                         := input forward elimination.
                  v.inv row i
197
                      inv\_row\_even\,;
                                         := input forward elimination.
                   v.inv row j
198
                      inv row odd;
                end if;
              end if;
200
              if v.row i(v.index i) = 0 then
201
                v.forward elimination write state := SWAP ROWS;
202
                v.flag start swapping rows
                                                     := '1';
203
                - insecure about the reading process here...
204
                v.read address even
205
                    read address even +1;
206
                v.read address odd
                                                     := r.
                    read address odd +1;
              else
207
                 if v. flag write to even row = '1' then -- and data
208
                    is ready
                   v.forward elimination write state := EVEN j WRITE;
209
                   v.read address even
                                                       := r.
210
                      read address even;
                   v.read address odd
                                                       := r.
211
                      read address odd+1;
                else
212
                   v.forward elimination write state := ODD j WRITE;
213
                  v.read address even
                                                      := r.
214
                      read address even +1;
                   v.read address odd
215
                                                       := r.
                      read address odd+1;
                end if;
216
              end if:
217
            when SWAP ROWS =>
218
              — wait until received new swapped rows from swapped
219
                  row module
              v.flag start swapping rows := '0';
220
              if output swap rows.valid data = '1' then
221
                -- A swap of rows have happened. The forward
222
                    elimination can continue
                 if output swap rows.flag prev row i at odd row = '1'
223
```

```
then
                   v.forward\_elimination\_write\_state := EVEN j WRITE;
224
                  — read data. Need to read an odd row
225
                   v.read address odd
226
                       output swap rows.read address odd;
                   v.read address even
227
                       output swap rows.read address even;
                 else
228
                   v. forward elimination write state := ODD j WRITE;
229
                  -- read data. Need to read an even row
230
                   v.read address odd
231
                       output swap rows.read address odd +1;
                   v.read address even
232
                       output swap rows.read address even +1;
                end if;
233
              end if:
234
            when EVEN j WRITE =>
              -- Need to check if i two cycles forward is at new
236
                  place..
              if r.flag waiting for bram update = '0' then
237
                                            := '1';
                v.valid data
238
                v.flag write to even row := '1';
239
                                           := '0';
                v.flag write to odd row
                                            := '1';
                v.valid data
241
242
                v.index j
                                           := r.index j+1;
                v.row j
                                           :=
243
                    input forward elimination.row even;
                v.inv row j
244
                    input forward elimination.inv row even;
                                           := r.address_row_i;
                v.address row i
245
                                           <= P BANDS-2 then
                 if r.index j
246
                   v. write address even := r. write address even +1;
247
                   v.write address odd := r.write address odd +1;
248
                end if;
                 if v.index j >= P BANDS-2 then
250
                   v.index i two cycles ahead := r.index i+1;
251
                   v.index j two cycles ahead := r.index i+2;
                end if:
253
              end if;
254
256
              if v.index j >= P BANDS-2 and <math>v.index j -v.
257
                  index i two cycles ahead < B RAM WAIT CLK CYCLES
                  and r. wait counter < B RAM WAIT CLK CYCLES-(v.
                  index j-v.index i two cycles ahead) then
                  - Need to wait for the row to update before reading
258
                     i t
                v.wait counter
                                                  := r.wait counter+1;
259
                v.flag waiting for bram update := '1';
260
              else
261
```

```
v.wait counter
                                                   := 0;
262
                 v.flag_waiting_for_bram_update := '0';
263
                                                   <= P BANDS-2 then
                 if v.index j
264
                   v.forward elimination write state := ODD j WRITE;
265
                 end if:
266
                 -- read new data. Data need to be read two clock
267
                     cycles in advance
                 if (r.read address even \le P BANDS/2-1 and r.
268
                     index j two cycles ahead <= P BANDS-3) then
                   - need to read an even row
269
                   v.read address even
                                           := r.read address even
270
                       +1;
                                                := r.read address odd
                   v.read address odd
271
                       +1;
                   v.index j two cycles ahead := r.
272
                       index_j_two_cycles ahead +1;
                 elsif v.index j >= P BANDS-3 then
273
                   -- new i, update
274
                   if r.index i two cycles ahead <= P BANDS-3 then
275
                      -v.index i two cycles ahead := r.
                         index i two cycles ahead+1;
                     --v.index j two cycles ahead := r.
277
                         index i two cycles ahead+2;
                     if r.flag prev row i at odd row = '1' then
278
                       -next row i will be located in an even
279
                            indexed row
                       v.read address even
280
                                                                  := r.
                            address row i+1;
                       v.read address odd
                                                                  := r.
281
                            address row i+1;
                       v.read address row i two cycles ahead := r.
282
                            read address row i two cycles ahead+1;
                       v.flag prev row i at odd row
                                                                 := '0'
283
                      else
                       - next row i will be located in an odd
285
                            indexed row
                       -- Row even will be located at an address one
                           increment ahead
                       v.read address odd
287
                                                                  := r.
                            read address row i two cycles ahead;
                       v.read address even
288
                            \begin{array}{lll} \mathbf{read} & \mathbf{address\_row\_i\_two\_cycles\_ahead} + 1; \\ \end{array}
                       v.read\_address\_row\_i\_two\_cycles\_ahead := r.
289
                            read address row i two cycles ahead;
                       v.flag prev row i at odd row
                                                                := '1';
                     end if;
291
                   end if;
292
                 end if;
293
              end if;
294
295
```

```
296
            when ODD j WRITE =>
297
              - Need to check if i two cycles forward is at new
298
                  place..
               if r.flag_waiting_for_bram_update = '0' then
299
                                            := '1';
                v.valid data
300
                v.flag write to even row := '0';
301
                v.flag write to odd row
                                            :=
                                               '1';
302
                v.valid data
                                            :=
                                               '1';
303
                v.row j
                                            :=
304
                     input forward elimination.row odd;
                 v.inv row j
305
                     input_forward_elimination.inv row odd;
                v.index j
                                            := r.index j+1;
306
                v.address row i
                                            := r.address row i;
307
                v.write address even
                                           := r.write address even;
308
                                            := r.write address odd;
                 v.write address odd
309
              end if;
310
311
               if v.index j >= P BANDS-1 and <math>v.index j-r.
312
                  index i two cycles ahead < B RAM WAIT CLK CYCLES
                  and r. wait counter < B RAM WAIT CLK CYCLES-(v.
                  index j-r.index i two cycles ahead) then
                   Need to wait for the row to update before reading
313
                      i t
                                                  := r.wait counter + 1;
                 v.wait counter
314
                 v.flag waiting for bram update := '1';
315
               else
316
                v.wait counter
317
                v.flag_waiting_for_bram_update := '0';
318
                -- Set next state
319
                 if v.index j
                                                  <= P BANDS-3 then
320
                   v.forward elimination write state := EVEN j WRITE;
321
                 else
                   -- New iteration of the outermost loop
323
                   if v.index j = P BANDS-1 and <math>v.index i = P BANDS-3
324
                        then
                     -- The last row i of the forward elimination is
325
                         located at an

    even indexed row.

326
                     v.flag_prev_row i at odd row := '0';
327
                   end if:
328
                   v.forward elimination write state :=
329
                       CHECK DIAGONAL ELEMENT IS ZERO;
                end if;
                  - read new data. Data need to be read two clock
331
                     cycles in advance
                 if (r.read address odd \le P BANDS/2-1 and r.
332
                     index j two cycles ahead \langle = P BANDS-1 and v.
                     index j < P BANDS-1) then
```

```
-- need to read an odd row
333
                   v.read address even
                                                := r.read address even;
334
                   v.read address odd
                                                := r.read address odd;
335
                   v.index j two cycles ahead := r.
336
                       index_j_two_cycles_ahead +1;
                 elsif v.index j >= P BANDS-1 then
                   - In the previous clock cycle a new index i was
338
                       read
                   v.read address even
                                                := r.read address even;
                   v.read address odd
                                                := r.read address odd;
340
                   v.index j two cycles ahead := r.
341
                       index_j_two cycles ahead +1;
342
                     if r.flag prev row i at odd row = '1' then
343
                       v.read address even
                                                    := r.
344
                    read address even;
                       v.read address odd
                                                     := r.
                    read address even;
                       v.index j two cycles ahead := r.
346
                    index j two cycles ahead +1;
                    else
347
                       v.read address even
348
                    read address even;
                       v.read address odd
                                                     := r.
349
                    read address odd;
                      v.index j two cycles ahead := r.
350
                    index j two cycles ahead +1;
                     end if;
351
                end if;
352
              end if;
353
            when others =>
354
              v.forward elimination write state := STATE IDLE;
355
              v.flag write to odd row
                                                   := '0';
356
                                                    := '0';
              v.flag write to even row
          end case;
358
        end if;
359
        if (reset n = 0) then
361
          v.index i
                                               := 0;
362
          v.index j
363
                                               := 1;
          v.valid data
                                               := '0'
364
          v.address row i
                                               := 0;
365
          v.flag write to even row
                                                  ,0;
366
          v.flag write to odd row
                                                  '0';
367
          v.forward elimination write state := STATE IDLE;
368
        end if;
369
        r\_in
                                                             = v;
370
        ---data
371
        output_top_level.row_j
                                                             \leq r.row j;
372
        output top level.row i
                                                             \leq r.row i;
373
```

```
output top level.inv row j
374
                                                             <= r.
            inv_row_j;
        output_top_level.inv row i
375
                                                              <= r.
            inv row i;
         -control
376
        output top level.index i
377
                                                              <= r.
            index i;
        output_top_level.index_j
                                                              <= r.
378
            index j;
        output top level.read address even
                                                             <= r.
379
            read address even;
        output top level.read address odd
                                                             <= r.
380
            read address odd;
        output top level.write address even
                                                             <= r.
381
            write address even;
        output top level.write address odd
                                                             <= r.
382
            write address odd;
        output top level.valid data
                                                              <= r.
383
            valid data;
        output top level.forward elimination write state <= r.
            forward elimination write state;
        output top level.flag write to odd row
                                                              <= r.
385
            flag write to odd row;
        output\_top\_level.flag\_write\_to\_even\_row
                                                             <= r.
386
            flag write to even row;
        output top level.state reg
                                                             <= r.
            state reg;
388
      end process;
389
390
391
      sequential process: process(clk, clk en)
392
      begin
393
        if (rising edge(clk) and clk en = '1') then
          r \ll r_i;
395
        end if;
396
      end process;
398
   end Behavioral;
```

C.9 Last division

Listing C.9: Last division

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
```

```
use work. Common types and functions. all;
7
   entity top last division is
     port (clk
                                 : in
                                       std logic;
9
                                       std logic;
          reset n
                                 : in
10
                                       std logic;
          clk en
                                 : in
11
          input last division : in
                                       input last division reg type;
12
          output_last_division : out output_last division reg type)
13
   end top last division;
14
15
   architecture Behavioral of top last division is
17
     signal r, r in
                                  : input last division reg type;
18
  -- number of shifts required to approximate the division
19
     signal divisor is negative : std logic;
20
     -- If the divisor is negative, we need to take two's
         complement of the divisor
     signal divisor
                                  : std logic vector (PIXEL DATA WIDTH
22
         *2 -1 downto 0);
     signal divisor valid
                                  : std logic
23
                                       := '0';
     signal remainder valid
                                  : std logic
                                       := '0';
     type remainders array is array (0 to PIXEL DATA WIDTH*2-2) of
25
         std logic vector (PIXEL DATA WIDTH*2-1 downto 0);
     signal remainders
                                  : remainders array;
26
     constant ONE
                                  : signed (PIXEL DATA WIDTH*2-1
         downto 0) := (0 \Rightarrow '1', others \Rightarrow '0');
     signal msb index
                                  : integer range 0 to 31; — msb of
28
          the divisor (unsigned)
     signal msb valid
                                  : std logic
29
                                       := '0'
     -- to be used in two's complement.
     signal divisor lut
                                  : unsigned (DIV PRECISION-1 downto
31
         0);
     signal divisor inv
                                 : unsigned (DIV PRECISION-1 downto
         0);
33
   begin
35
36
     division lut 1: entity work.division lut
37
       port map (
38
            => divisor lut,
39
         y inv => divisor inv);
40
41
     input to divisor lut: process (msb valid, msb index)
42
     begin
43
       if msb valid = '1' and msb index<=DIV PRECISION then
44
```

```
divisor lut <= to unsigned(to_integer(unsigned(divisor)),
45
             DIV PRECISION);
       else
46
         divisor lut <= to unsigned(0, DIV PRECISION);
47
       end if:
48
49
     end process;
50
     check if divisor is negative : process (input last division.
51
         state reg. state, input last division.row i,
         input last division.valid data, reset n)
     begin
52
       if reset n = '0' or not(input last division.state reg.state
53
          = STATE LAST DIVISION) then
                              <= '0':
         divisor valid
54
         divisor_is_ negative <= '0';
55
         divisor
                              <= std logic vector (to signed (1,
56
             PIXEL DATA WIDTH*2));
       elsif (input last division.row i (input last division.index i)
57
           (PIXEL DATA WIDTH*2-1) = '1' and input last division.
           valid data = '1') then
          row[i][i] is negative
58
         -- using the absolute value
59
         divisor is negative <= '1';
                              <= std logic vector(abs(signed(
         divisor
61
             input last division.row i(input last division.index i))
             ));
                              <= '1';
         divisor valid
62
       elsif input last division.valid data = '1' then
63
         divisor is negative <= '0';
64
         divisor
                              <= std logic vector(
65
             input last division.row i(input last division.index i))
         divisor valid
                              <= '1';
66
       else
67
         divisor valid
                              <= '0':
68
         divisor_is_negative <= '0';
69
         divisor
                              <= std logic vector (to signed (1,
             PIXEL DATA WIDTH*2));
71
       end if;
     end process;
72
73
  -- generate PIXEL DATA WIDTH*2-1 number of shifters that shifts
  -- A[i][i] n places in order to see how many shifts yield the
      best
  -- approximation to the division. Don't need to shift the
  - 31 bit as this is the sign bit.
     generate shifters: for i in 1 to PIXEL DATA WIDTH*2-1
         generate
       signal remainder after approximation i:
80
```

```
remainder after approximation record;
     begin
81
        process (divisor, divisor valid, reset n, input last division
82
            .state reg)
        begin
83
          if reset n = '0' or not(input last division.state reg.
              state = STATE LAST DIVISION) then
            remainder after approximation i.remainder
85
                std logic vector(shift right(signed(divisor), i));
            remainder after approximation i.number of shifts <= i;
86
            remainder_after_approximation_i.remainder_valid <= '0';</pre>
          elsif divisor valid = '1' then
            remainder after approximation i.remainder
89
                std logic vector(shift right(signed(divisor), i));
            remainder after approximation i.number_of_shifts <= i;
90
            remainder after approximation i.remainder valid <= '1';
91
          else
            remainder after approximation i.remainder
93
                std logic vector(shift right(signed(divisor), i));
            remainder after approximation i.number of shifts <= i;
            remainder after approximation i.remainder valid <= '0';
95
          end if;
96
        end process;
        remainders (i-1) \le remainder after approximation i.remainder
98
        remainder valid <= remainder after approximation i.
            remainder valid;
     end generate;
100
101
102
      find msb: process (divisor valid, input last division, reset n
103
         , divisor)
      begin
104
        if divisor valid = '1' and reset n = '1' then
105
         --For PIXEL DATA WIDTH = 16.
106
          if divisor(30) = '1' then
107
            msb index \ll 30;
            msb valid <= '1';
109
          elsif divisor (29) = '1' then
110
            msb index \le 29;
            msb valid \ll '1';
112
          elsif divisor (28) = '1' then
113
            msb index \le 28;
114
            msb valid \ll '1';
115
          elsif divisor (27) = '1' then
116
            msb index <= 27;
117
            msb valid \ll '1';
118
          elsif divisor (26) = '1' then
            msb index <= 26;
120
            msb valid \ll '1';
121
```

```
elsif divisor (25) = '1' then
122
             msb index \le 25;
123
             msb valid \ll '1';
124
           elsif divisor (24) = '1' then
125
             msb index <= 24;
126
             msb valid \ll '1';
127
           elsif divisor (23) = '1' then
128
             msb index \le 23;
129
             msb valid \ll '1';
130
           elsif divisor (22) = '1' then
131
             msb index \le 22;
132
             msb valid \ll '1';
133
           elsif divisor (21) = '1' then
134
             msb index <= 21;
135
             msb valid \ll '1';
136
           elsif divisor (20) = '1' then
137
             msb index \le 20;
138
             msb_valid <= '1';
139
           elsif divisor (19) = '1' then
140
             msb index <= 19;
             msb_valid <= '1';
142
           elsif divisor (18) = '1' then
143
             msb index <= 18;
             msb valid <= '1';
145
           elsif divisor (17) = '1'then
146
             msb index <= 17;
147
             msb valid <= '1';
148
           elsif divisor (16) = '1' then
149
             msb index <= 16;
150
             msb_valid <= '1';
151
           elsif divisor (15) = '1' then
152
             msb index <= 15;
153
             msb_valid <= '1';
154
           elsif divisor (14) = '1' then
155
             msb index <= 14;
156
             msb valid <= '1';
157
           elsif divisor (13) = '1' then
158
             msb index \ll 13;
159
             msb valid \ll '1';
160
           elsif divisor (12) = '1' then
161
             msb index <= 12;
162
             msb_valid <= '1';
163
           elsif divisor (11) = '1' then
164
             msb index \ll 11;
165
             msb valid <= '1';
166
           elsif divisor (10) = '1' then
167
             msb index \ll 10;
168
             msb valid \ll '1';
169
           elsif divisor (9) = '1' then
170
             msb index \le 9;
171
```

```
msb valid <= '1';
172
           elsif divisor (8) = '1' then
173
             msb index <= 8;
174
             msb valid <= '1';
175
           elsif divisor(7) = '1' then
176
             msb index <= 7;
177
             msb valid <= '1';
178
           elsif divisor(6) = '1' then
179
             msb index <= 6;
180
             msb valid <= '1';
181
           elsif divisor (5) = '1' then
182
             msb index \le 5;
             msb valid \ll '1';
184
           elsif divisor (4) = '1' then
185
             msb index <= 4;
186
             msb valid <= '1';
187
           elsif divisor (3) = '1' then
             msb index \ll 3;
189
             msb valid \ll '1';
190
           elsif divisor (2) = '1' then
             msb index <= 2;
192
             msb valid \ll '1';
193
           elsif divisor (1) = '1' then
             msb index \ll 1;
195
             msb valid \ll '1';
196
           elsif divisor (0) = '1' then
197
             msb index <= 0;
198
             msb valid \ll '1';
199
           else
200
             msb valid <= '0';
201
             msb index \le 0;
202
          end if;
203
        else
204
          msb index <= 0;
205
          msb valid \ll '0';
206
        end if;
207
      end process;
208
209
210
      comb process: process (input last division, r, reset n,
211
          divisor is negative, divisor, remainder valid, remainders,
          msb valid, divisor, divisor inv, msb index)
        variable v
                                          : input last division reg type
212
        variable divisor inv from lut: integer range 0 to 2**
213
            DIV PRECISION := 0;
      begin
214
215
        v := r;
216
        if (input last division.state reg.state = STATE LAST DIVISION
217
```

```
and input last division.valid data = '1' and
            remainder valid = '1' and msb valid = '1' and reset n =
            '1') then
                         := input last division;
218
          v.best approx := INITIAL BEST APPROX;
219
220
          v.msb index
                         := msb index;
221
222
          if v.msb index <= DIV PRECISION then
            divisor inv from lut := to integer(divisor inv);
224
225
            -- Using shifting approach
226
            divisor inv from lut := to integer(divisor inv);
227
228
            -- The best approximation may be either the msb-shifted
229
                division, or the
            — msb+1 shifted division.
            v.best approx.remainder
                                             := remainders (v.msb index
231
                );
            v.best approx.number of shifts := v.msb index;
232
            -- The best approximation to the divisor may be larger
233
                than the divisor.
            if to integer(signed(divisor))- to integer(shift left(
234
                to\_signed (1\,,\; PIXEL\_DATA\_WIDTH*2)\,,\; v.\, best \;\; approx\,.
                number of shifts)) > to integer(shift left(to signed
                (1, PIXEL DATA WIDTH*2), v.best approx.
                number of shifts+1))- to integer(signed(divisor))
                then
              - This is a better approximation
235
              v.best approx.remainder
                                                := std logic vector (
236
                  to signed (to integer (shift left (to signed (1,
                  PIXEL DATA WIDTH*2), v.best approx.number of shifts
                  +1))-to integer (signed (divisor)), PIXEL DATA WIDTH
                  *2));
              v.best approx.number of shifts := v.best approx.
237
                  number of shifts+1;
            end if;
238
          end if:
239
240
241
       Doing division
242
          if divisor is negative = '1' then
            for i in 0 to P BANDS-1 loop
244
              if v.msb index <= DIV PRECISION then
245
                v.inv row i(i) := shift right(input last division.
246
                    inv row i(i)*divisor inv from lut, DIV PRECISION)
                --v.inv row i(i) := shift right(input last division.
247
                    inv row i(i), v.best approx.number of shifts);
                 - Negating the number with two's complement
248
```

```
v.inv row i(i) := not(v.inv_row_i(i)) + ONE;
249
               else
250
                 v.inv row i(i) := shift right(input last division.
251
                     inv row i(i), v.best approx.number of shifts);
                   - Negating the number with two's complement
252
                 v.inv row i(i) := not(v.inv row i(i)) + ONE;
253
               end if:
254
            end loop;
255
          else
256
             for i in 0 to P BANDS-1 loop
257
               if v.msb index <= DIV PRECISION then
258
                 v.inv row i(i) := shift right(input last division.
259
                     inv row i(i)*divisor inv from lut, DIV PRECISION)
               else
260
                 v.inv row i(i) := shift right(input last division.
261
                     inv row i(i), v.best approx.number of shifts);
               end if;
262
            end loop;
263
          end if;
        end if;
265
266
        if (reset n = '0' or input last division.state reg.state /=
267
            STATE LAST DIVISION) then
          v.valid data := '0';
268
          v.best approx := INITIAL BEST APPROX;
269
          v.msb index
                         := 31;
270
        end if;
271
        r in \ll v;
272
      end process;
273
      output last division.new inv row i
                                                      <= r.inv row i;
275
      output last division.valid data
                                                      <= r.valid data;
276
      output last division.index i
                                                      <= r.index i;
277
      output_last_division.write address even
                                                      <= r .
278
          write address even;
      output last division.write address odd
                                                      \leq r.
279
          write address odd;
      output last division.flag write to even row <= r.
280
          flag write to even row;
      output last division.state reg
                                                      <= r.state reg;</pre>
281
282
      sequential process : process (clk)
283
      begin
284
        if rising edge(clk) then
285
          if clk_en = '1' then
286
            r \ll r in;
287
          end if;
        end if;
289
      end process;
290
```

```
291
292 end Behavioral;
```