

FPGA realization of a public key block cipher

Stig Fjellskaalnes

Master of Science in Computer Science

Submission date: June 2009

Supervisor: Danilo Gligoroski, ITEM Co-supervisor: Mohamed El-Hadedy, ITEM

Norwegian University of Science and Technology Department of Telematics

Problem Description

Recently, a new public key algorithm have been proposed by Gligoroski, Markovski and Knapskog. The algorithm belongs to the class of public keys algorithms realized by multivariate quadratic equations. The authors found out a new class of quasigroups that have special form when expressed as Boolean functions. The quasigroups are multivariate quadratic.

One important characteristic for this new public key algorithm is that it is very fast. Realized in software it can produce digital signatures around 300 times faster than RSA (1024 bit public key length). However, in hardware the algorithm can achieve speeds equivalent to symmetric key primitives both in signature generation and in its verification. That means the algorithm realized in hardware can be 1,000 to 10,000 times faster than corresponding public key algorithms (RSA, Diffie Helman or Elliptic Curve algorithms) realized also in hardware.

The student will have a task to write a VHDL code and to realize the algorithm in FPGA, both encryption and decryption. The realization will use variable public and private keys stored in RAM, not fixed keys stored in ROM blocks.

Assignment given: 15. January 2009 Supervisor: Danilo Gligoroski, ITEM

Abstract

This report will cover the physical realization of a public key algorithm based on multivariate quadratic quasigroups. The intension is that this implementation will use real keys and data. Efforts are also taken in order to reduce area cost as much as possible. The solution will be described and analyzed. This will show wether the measures were successfull or not.

Contents

1	Introduction	E
2	Theory 2.1 MQQ in general	
3	Hardware implementation of MQQ	17
	3.1 Hardware implementations in general	17
	3.2 The actual implementation	18
	3.2.1 Encryption	18
	3.2.2 Decryption	23
	3.3 Data and keys	28
	3.4 Optimizing the stored fixed values	28
4	Results	31
	4.1 Synthesis	31
	4.2 Verification of functionality through simulation	31
	4.2.1 Encryption	31
	4.2.2 Decryption	33
5	Discussion and conclusion	39
	5.1 Discussion	36
	5.1.1 Synthesis	36
	5.1.2 Design behaviour simulation and verification	40
	5.2 Conclusion	40
	5.3 Future work	40
	5.4 Contributors	40
6	Abbrevations	41
\mathbf{A}	VHDL source code	45
	A.1 Encryption	45
	A.2 Decryption	53
В	Espresso minimization	67
\mathbf{C}	Synthesis report from Decryption	69

List of Figures

2.1	Karnaugh diagram with reduction	4
3.1	Encryption top level	8
3.2	Encryption state diagram	9
3.3	Expander internal architecture	1
3.4	Expander state diagram	1
3.5	Public Matrix internal architecture	2
3.6	Public Matrix state diagram	3
3.7	Decryption internal architecture	
3.8	Decryption top level state diagram	4
3.9	Private Matrix internal architecture	5
3.10	Private Matrix state diagram	5
3.11	Dobbertin internal architecture	7
3.12	Sequencer internal architecture	7
3.13	Sequencer state diagram	8
3.14	Master Read Only Memory (ROM) internal architecture	9
4.1	Encryption counter synchronization	2
4.2	Encryption top module missing state	2
4.3	Expander behaviour	3
4.4	Public matrix calculation	4
4.5	Public matrix bit-by-bit XOR	4
4.6	Simulation of startup	5
4.7	Stored private key as a function	5
4.8	XOR procedure	5
4.9	Dobbertin calculation	6
4.10	Sequencer startup	6
4.11	Master ROM calculation	7

List of Tables

2.1	Key generation algorithm	12
2.2	Encryption in Multivariate Quadratic Quasigroups (MQQ)	12
2.3	MQQ public key for 160 bit MQQ	12
2.4	Decryption procedure	13
2.5	Truth table	14
2.6	ESPRESSO-II minimization algorithm	15
3.1	Expansion	20
3.2	Espresso input file format	29
4.1	Synthesis results of the MQQ decryption procedure	31
4.2	Synthesis results of the MQQ encryption procedure	32

Chapter 1

Introduction

This thesis will cover an attempt to realize a fairly new public key algorithm on an Field-progmable Gate Array (FPGA), the MQQ algorithm. Previous attempts of implementing this algorithm has shown that the area consumption of this design is enormous, and must be reduced in order to implement this algorithm in hardware in a practical manner. There are optimization techniques that can, in theory, be used to store the information more efficient than storing it directly, which will be investigated.

In order to compare the results of the optimization, the decryption design from the TTM4530 report [8] written by the same author of this master thesis will be used as a reference.

Chapter 2

Theory

In this chapter the theoretical background for the techniques used in the implementation will be presented.

2.1 MQQ in general

MQQ is, compared to Rivest-Shamir-Adleman (RSA), Diffie-Hellman (DH) and Elliptic curve cryptography (ECC), a new type of public key algorithm. Calculations of encryption and decryption are done with logic operations such as AND and XOR between the actual data and the public and private keys. This is a high contrast to tradidional public key algorithms, where encryption and decryption is done by using more complex mathematical operation. In RSA [1], encryption of a message is done the following way, $c = m^e \pmod{n}$, where c is the encrypted message, m is the original message, (n, e) is the public key. Encryption is done the same way, $m = c^d \pmod{n}$, d being the private key exponent. The MQQ public key consists of boolean values arranged in a n×n matrix generated randomly. The MQQ private key is derived from the output of the public key. It follows the following procedure, given in table 2.1.

The MQQ encryption is performed with an expansion of the input data. Then each term is anded with the respective term from the private key. The number of bits determines the number of equations that are to be performed. More bits mean more equations. With 160 bits input data, there will be 160 equations, and each equations have 12881 terms. The result of this operation is joined in a resultant vector, which will be the encrypted data, as shown in table 2.1. This is more thouroughly described in the implementation of the encryption scheme. '+' is here an XOR, and multiplication. Basically, the encryption can be represented as the equation $y = \mathbf{P}(x) \equiv y = \mathbf{A} \cdot X$.

For 160 bit MQQ the public key is defined as a matrix of 160×12881 elements, in the form presented in table 2.1.

Decryption is described in table 2.1. The decryption is done in seven stages total where logical operations (AND, XOR) are done with the input value, and the result is the original data in cleartext.

2.2 Logic optimization through minimization

As described, the public and private keys in MQQ are boolean values stored in matrices with considerable size. In earlier impelmentations of the MQQ the keys have been represented as fixed numbers. Logic optimization and minimization methods can be used to reduce the storage needs for these blocks. This report will explore if this is the case with MQQ.

Algorithm for generating Public and private keys for the MQQ scheme

Input: Integer n, where n = 5k and $k \ge 28$

Output: public key P: n multivariate quadratic polynomials $P_i(x_1,...,x_n)$, i=1,...,n

- 1. Generate a nonsingular $n \times n$ boolean matrix T (uniformly at random).
- 2. Call the procedure of definition for $P'(n):0,1^n\to 0,1^n$ and from there also obtain the quasigroups $*_1,...,*_8$
- 3. Compute y = T(P'(T(x))) where $x = x_1, ..., x_n$
- 4. Output: the public key is y as n multivariate quadratic polynomials $P_i(x_1, ..., x_n), i = 1, ..., n$ and the private key is the tuple $T, *_1, ..., *_8$

Table 2.1: Key generation algorithm

```
MQQ encryption a_0^{(1)} + (a_1^{(1)} \times x_1) + (a_2^{(1)} \times x_2) + \dots + (a_{12881}^{(1)} \times x_{159} \times x_{160})
a_0^{(2)} + (a_1^{(2)} \times x_1) + (a_2^{(2)} \times x_2) + \dots + (a_{12881}^{(2)} \times x_{159} \times x_{160})
a_0^{(3)} + (a_1^{(3)} \times x_1) + (a_2^{(1)} \times x_2) + \dots + (a_{12881}^{(3)} \times x_{159} \times x_{160})
\vdots
a_0^{(160)} + (a_1^{(160)} \times x_1) + (a_2^{(160)} \times x_2) + \dots + (a_{12881}^{(160)} \times x_{159} \times x_{160})
```

Table 2.2: Encryption in MQQ

```
\begin{array}{c} 160 \text{ bit MQQ public key} \\ \hline a_0^{(1)} \ a_1^{(1)} \ a_2^{(1)} \ a_3^{(1)} \ a_4^{(1)} \ \dots \ a_{12881}^{(1)} \\ a_0^{(2)} \ a_1^{(2)} \ a_2^{(2)} \ a_3^{(2)} \ a_4^{(2)} \ \dots \ a_{12881}^{(2)} \\ a_0^{(3)} \ a_1^{(3)} \ a_2^{(3)} \ a_3^{(3)} \ a_4^{(3)} \ \dots \ a_{12881}^{(3)} \\ a_0^{(4)} \ a_1^{(4)} \ a_2^{(4)} \ a_3^{(4)} \ a_4^{(4)} \ \dots \ a_{12881}^{(4)} \\ \vdots \\ \vdots \\ a_0^{(160)} \ a_1^{(160)} \ a_2^{(160)} \ a_3^{(160)} \ a_4^{(160)} \ \dots \ a_{12881}^{(160)} \\ \end{array}
```

Table 2.3: MQQ public key for 160 bit MQQ

Algorithm for decryption/signing with the private key $(T, *_1, ..., *_8)$

Input: A vector $y = (y_1, ..., y_n)$

Output: A vector $x = (x_1, ..., x_n)$ such that $\mathbf{P}(x) = y$

- 1. Set $y' = T^{-1}(y)$
- 2. Set $W = (y'_1, y'_2, y'_3, y'_4, y'_5, y'_6, y'_{11}, y'_{16}, y'_{21}, y'_{26}, y'_{31}, y'_{36}, y'_{41}) = \mathbf{Dob}^{-1}(W)$
- 3. Compute $Z = (Z_1, Z_2, Z_3, Z_4, Z_5, Z_6, Z_{11}, Z_{16}, Z_{21}, Z_6, Z_{31}, Z_{36}, Z_{41})$
- 4. Set $y_1 \leftarrow Z_1, y_2 \leftarrow Z_2, y_3 \leftarrow Z_3, y_4 \leftarrow Z_4, y_5 \leftarrow Z_5, y_6 \leftarrow Z_6, y_{11} \leftarrow Z_7, y_{16} \leftarrow Z_8, y_{21} \leftarrow Z_9, y_{26} \leftarrow Z_{10}, y_{31} \leftarrow Z_{11}, y_{36} \leftarrow Z_{12}, y_{41} \leftarrow Z_{13}$
- 5. Represent y' as $y' = Y_1...Y_k$ where Y_i are vectors of dimension 5
- 6. By using the left parastrophes \setminus_i of the quasigroups $*_i$, i=1,...,8, obtain $x'=X_1...X_k$, such that: $X_1=Y_1$, $X_2=X_1\setminus_1 Y_2$, $X_3=X_2\setminus_2 Y_3$ and $X_i=X_{i-1}\setminus_{3+((i+2)\pmod{6})} Y_i$
- 7. Compute $x = S^{-1}(x')$

Table 2.4: Decryption procedure

2.2.1 Minimization with Karnaugh maps

Karnaugh maps are widely used when it comes to minimizing and optimizing logical expressions, and to ease the use of boolean algebra. Given the following truth table 2.2.1, this table will be translated to a karnaugh map [5]. The expression can further be reduced, and the result Y from the truth table can be expressed as the boolean function Y = aB + bD + Cd (big capitals = negation).

2.2.2 ESPRESSO-II minimization algorithm

Since the key size of MQQ for 160 bit is big, there is another, more efficient method for minimizing large matrices of boolean values, by using an algorithm called ESPRESSO. The ESPRESSO-II minimization algorithm has been implemented as a lightweight program. The algorithm is listed in table 2.2.2.

Here follows a brief presentation of the different procedures in ESPRESSO-II minimization algorithm [4]. The algorithm starts with an UNWRAP, which is a preprocessor that has to discover any incoming cube sharing whatever may be present in the incoming data. COMPLEMENT computes R or D if F and R are given as the input. EXPAND replaces the cubes of F by prime implicants and makes sure that coverage is minimal as to single-cube containment. The consequence will be that EXPAND reduces the number of cubes in F. The routine ESSENTIAL_PRIMES locates the essential primes which must be present in every cover of F. When detected, they are added to the don't-care set D, which prevents the primes from appearing more than one time. This routine is only executed during the first iteration of LOOP1. IRREDUDANT_COVER sorts the covers of F into totally redundant, relatively essential and partially redundant. All cubes that are totally redundant are discarded, and a minimal subset




Figure 2.1: Karnaugh diagram with reduction

A	В	С	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

Table 2.5: Truth table

```
Begin
F \leftarrow UNWRAP(F)
R \leftarrow COMPLEMENT(F, D)
\phi 1^* \leftarrow \phi 2^* \leftarrow \phi 3^* \leftarrow \phi 4^* \leftarrow COST(F)
LOOP1: (\phi, F) \leftarrow EXPAND(F, R)
             if (first - pass)
                (\phi, F, D, E) \leftarrow ESSENTIAL\_PRIMES(F, D)
             if (\phi \equiv \phi 1^*) goto OUT
                \phi 1^* \leftarrow \phi
                (\phi, F) \leftarrow IRREDUDANT\_COVER(F, D)
             if \phi \equiv \phi 2^* goto OUT
                \phi 2^* \leftarrow \phi
LOOP2: (\phi, F) \leftarrow REDUCE(F, D)
             if \phi \equiv \phi 3^* goto OUT
                \phi 3^* \leftarrow \phi
                goto LOOP1
OUT: if (\phi \equiv \phi 4^*) goto QUIT
             (\phi', F) \leftarrow LAST\_GASP(F, D, R)
             if (\phi \equiv \phi') goto QUIT
                \phi 1^* \leftarrow \phi 2^* \leftarrow \phi 3^* \leftarrow \phi 4^* \leftarrow \phi'
                goto LOOP2
QUIT: F \leftarrow F \cup E
             D \leftarrow D - E
             (\phi, F) \leftarrow MAKE\_SPARSE(F, D, R)
return (\phi, F)
End
```

Table 2.6: ESPRESSO-II minimization algorithm

of the two other types plus D will be sufficient to cover all minterms for F. REDUCE improves the result over the local minimums that IRREDUDANT_COVER obtaines. This is done by taking each cube $c \in F$ and then reducing it to the smallest cube \underline{c} . LAST_GASP is reminiscent of REDUCE, but uses an order independent reduction process. The ESPRESSO-II algorithm finishes with MAKE_SPARSE. Essential primes are first taken out of the don't-care set D and put back in the cover F. Then the procedure considers the number of cubes in the cover as final. It also attempts to reduce the number of literals by "lowering" the outputs and "raising" the inputs. MAKE_SPARSE also attempts to make the final cover minimal, in a way that no input literal, output literal or product term can be removed while retaining coverage of ff.

Chapter 3

Hardware implementation of MQQ

Since the assignment is to realize the MQQ algorithm in hardware, typically an FPGA, an implementation has been made. This chapter will describe, in detail, a hardware implementation of MQQ written in the hardware description language Very-High-Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL). Both the encryption and decryption has been implemented. As mentioned earlier, since the implementation is intended for realization, optimization and minimization techniques has been tried in order to reduce area cost on the FPGA. Xilinx ISE 10.1 (with all updates and service packs installed) has been used as the Integrated Development Environment (IDE) for this design. ISE also contains the synthesis tool Xilinx Synthesis Tool (XST), which is necessary in order to prepare the design for upload to FPGA. There exists an earlier hardware implementation of MQQ written by Mohamed El-Hadedy. That implementation was developed with emphasis on speed only, no area reduction efforts were made. In this design, a real private key has been used. But, the public key is a randomly generated key with no relation to the private key, because the real public key was not avaliable. This report has the shortened verson of the VHDL source code, the complete source code files are located in the digital attatchment.

3.1 Hardware implementations in general

In order to fully demonstrate the speed of an algorithm, a hardware implementation is needed. In a software environment a program runs on a microprocessor. There, the speed is dependent on the Central Processing Unit (CPU) utilization. This is not the case with hardware implementations. Since a fixed, physical area is being assigned to the design, the run-time of the algorithm is about the same every time the algorithm is running with little or no deviation in run-time. Hardware implementations are useful because the encryption/decryption, and in many cases, key generation, will use dedicated hardware in its operation. This will increase speed, decrease delay and use of resources. In systems where hardware implementations of a cryptographic algorithm is used, the hardware implementations is referred to as a hardware accelerator. Hardware accelereators are especially useful in embedded systems when processing resources are limited. The procedure of encryption/decryption does not change, only the keys and data to be used. Therefore, in an embedded system it will save time, and probably energy to implement the algorithm in hardware.




Figure 3.1: Encryption top level

3.2 The actual implementation

As mentioned earlier, the implementation is written in VHDL. All components, both in encryption and decryption have been implemented as a Mealy type Finite State Machine (FSM), with clocked (synchronous) output. The reset signal is active high (has value '1' when active), and synchronous. This is done because an FSM is convinient in hardware realization, which will help to keep the data flow in order. The reason for keeping most of the design clocked is because when a process is clocked, the registers remember the values to the next clock cycle. In this setting it is important, if the output had been made combinatorial (asynchronous), it had been necessary to set the value of each register in every state, and the probability for latches would have been present (a latch is a register with a value that does not change at any time. "Enable" signals are also used, both en_in and en_out. The en_in signal for each module determines wether the module is active or not. It is implemented because it makes it possible to turn off other modules than those that are active. For instance, if the sequencer module is processing the data, the Dobbertin component is not needed, and en in for Dobbertin can be set to '0'. This means that the Dobbertin module is inactive, which will prevent Dobbertin to send data at the wrong time. And it may also save power. If the Dobbertin module would not have this feature, the module would have been active constantly while the circuit had been working. Enable out (en_out) signals for the different sub components are used as hand-shake signal. When a module signalizes that its data is ready for the next module, that module's en_out is set to '1'.

3.2.1 Encryption

As explained in the theory chapter, the encryption of an input data is calculated as given in table 2.1. Since there are many equations with many terms, the calculation must be split up in more than one stage.

Encryption of MQQ is implemented as the figure 3.1 shows. There are two components, Expander and Public Matrix. Expander expands the input vector from 160 bits to 12881 bits as table 3.2.1 shows, the Public Matrix does the calculation $y = \mathbf{P}(x) \equiv y = \mathbf{A} \cdot X$.




Figure 3.2: Encryption state diagram

Encryption top module

The encryption component is the top level module that controls the data flow, and the state diagram is listed in figure 3.2. The initial state is IDLE, which starts the encryption process by activating the EXPAND module. The top module will stay in EXPAND state until the en_out flag from expander gets the value '1', then the state machine moves to PUB_MATR. As with state EXPAND, the top module will stay in PUB_MATR until the public matrix en_out flag is set to 1, then the state machine moves back to EXPAND. A common criteria for both PUB_MATR and EXPAND is that if the ready flag, controlled by public matrix is set to '1', the state machine moves to state RES, which indicates that the encryption is completed. In RES, the state machine moves back to IDLE for new data to be encrypted.

Expander

This component does the AND expansion of the 160 bit input data into 12881 bits. Since 12881 bits will be too much to send to the public matrix at once, the 12881 bits of data is multiplexed into 80 vectors of length 160 bit, and the last 81 bits is sent as a single vector. This demands two output vectors of 160 and 81 bits respectively, as the figure 3.3 shows. There are three states in expander, IDLE, COMB and SEL, as shown in figure 3.4. IDLE is the first state, where the input vector is imported into the module. The signal en_out is set to '0', indicating that data is not ready to be sent to Public Matrix. After this has been done, expander moves to the COMB state. Here the expansion takes place, from 160 bit to 12881 bits. This is done by doing AND operations between the input and a tmp register, which holds the same value as input. The result is stored in the 12881 bit vector. In theory this should be done within one clock cycle. When this is done, the module reaches the SEL stage. Here the output is calculated. An iterator, inc, is used to push 160 bit of data from the 12881 bit vector to be sent to Public Matrix by writing to output_1. Which 160 bits from the 12881 bit vector to be sent




Table 3.1: Expansion

is determined by the counter, and commented in the source code located in the appendix part of the report (A.2). At the same time the last 81 bit of the 12881 bit vector is also written to the output register output_2. The flag en_out is now set to '1', data is ready to be trasmitted. The state machine now goes back to IDLE, and this process is repeated, until all data has been sent. When this is complete, the iterator stops.

Public Matrix

The Public matrix is the component where the encryption calculation is taking place. It is implemented in the way demonstrated in figure 3.5. The state machine is presented in figure 3.6.

Public Matrix has eight states. Idle is the initial state where temporary registers used in the module is set to '0'. Signals such as en_out, the iterator cnt_2 and done (the ready bit explained in the top level) is also set to 0 here. IDLE initiates the calculation. MATR_AND is the state where the data from Expander is ANDed with the public key. Public Matrix moves to MATR_XOR160 where the result from MATR_AND is XORed with the previous vector, or stored for next iteration with AND. This loop between MATR_AND, MATR_XOR160 and SYNC_160 (the synchronization state for the XORed vector) will run 80 times since there are 80 vectors of length 160 to be ANDed and XORed. The last 81 bit is ANDed with the respective vectors from the public key one time and are awaiting the bit-by-bit XOR.

When the MATR_AND, MATR_XOR160 and SYNC_160 loop is finished (iterator cnt will have value 79) the next stage in Public Matrix stars, the bit-by-bit XOR, where the result vectors (160 bit and 81 bit) will be XORed down to one bit only. This is done in states MATR_XOR1 with the SYNC_1 as the synchronization state. cnt_2 is the iterator which keeps track of how many times the iteration has been done. When completed (cnt_2 gets vale 159), the top module goes to SYNC state, where a last XOR is performed, between the 160 bit vectors and the 81 bit vector. The result is written to a resultant vector, which will be the encrypted data. In state SEND, the ready bit is set to '1' to indicate that the data is now ready, and the answer is sent on the output port.




Figure 3.3: Expander internal architecture $\,$




Figure 3.4: Expander state diagram




Figure 3.5: Public Matrix internal architecture




Figure 3.6: Public Matrix state diagram

3.2.2 Decryption

Decryption is implemented in four modules, Private Matrix T, Dobbertin ROM, Sequencer and Private Matrix S, shown in figure 3.7 The component Decryption is the top module that instantiates the four sub-components. It is also in the decryption procedure the logic optimization and minimization are being used. By that way it is possible to observe wether the area cost for Decryption can be reduced compared to storing the public key as fixed values, using a program that is an implementation of the ESPRESSO-II minimization algorithm presented in the theory chapter. To determine the optimization effect, the design in this assignment will be compared with the design from [8], made by the same author as this report.

The decryption top module has ten states, hence figure 3.8. As with encryption top module, the state machine in decryption controls the sub components within decryption.

Private Matrix

There are two instances of Private Matrix, the T and S matrix. They correspond to the first and the seventh step in the decryption algorithm (2.1) of MQQ. Table 3.9 shows the architecture. Private Matrix T and Private Matrix S are identical, but contains different parts of the private key. One important notice is that the private key now is stored as a function of the global iterator cnt, rather than fixed values as done before in [8]. Another modification that has been made is that in the [8] implementation of Public Matrix, there were many 1 bit registers such as tmp_xxx, xor_xxx, sync_xor_xxx (where xxx is a number between 1 and 160). These registers have been replaced with 160 bit registers such as tmp, matr_xor and sync_xor.

Private Matrix has five states, IDLE, ANDOP, XORING, SYNC and PUSH, which figure 3.10 shows.

In IDLE, values from the ROMs are written to corresponding signals and en_out is set to '0' (low). When this is done and the control logic has verified the writing to the signal from_rom, state ANDOP is initiated.




Figure 3.7: Decryption internal architecture




Figure 3.8: Decryption top level state diagram




Figure 3.9: Private Matrix internal architecture




Figure 3.10: Private Matrix state diagram

In ANDOP, the logical AND operation is done between the input vector and the corresponding stored vector from the ROM. To illustrate this better, when the counter (cnt) has value 10, the Private Matrix runs at 11th time. In the previous implementation in [8], the signal from_rom_xxx (xxx is a number between 1 and 160) will have stored the 11th vector from the ROM array. When this is done, ANDOP state is finished, and next state will be XORING. In the current implementation, the signals from_rom_xxx have been removed completely, the ROM blocks that existed in [8] have now been replaced by signals which hold a function of the global counter.

The bit-by-bit XOR operation takes place in the state XORING. This state uses an internal counter, count_xor to keep track of how may times the XOR operation is done. In [8], a temporary signal, tmp_xxx was used to store the temporary value corresponding to the position of the vector and_rom_in_xxx. The 160 tmp_xxx signals have been replaced by a 160 bit vector tmp. An XOR is then done between the tmp(position between 0 and 159) and and_rom_in_xxx at position counter+1. When the counter reaches 3, the 5 bit result from anding input and the stored ROM vector is bit-by-bit XORed into a single bit, and the state machine shifts state to SYNC.

A modification from the original design is that a new step is being introduced, a SYNC state. This is to keep syncronization, and to complete the XOR step. Here is a description why this step is needed. When the Private Matrix runs for the first time, the sync_xor_xxx get the value from the xor_xxx, the result after the bit-by-bit XOR operation. Again, the sync_xor_xxx and xor_xxx signals have been replaced by 160 bit vectors sync_xor and matr_xor, respectivly. For the second run and so on, a new XOR operation is initiated between the matr_xor and the sync_xor, the latter signal has the value of the previous XOR operation. This is necessary to make sure that the bit-by-bit XOR operation runs as many times as it is supposed to. And when this operation is done, en_out is set to '1' (high). That means that the value can be written to register_x, a synchronization register for the XORed bits.

When the counter reaches value 31, it means that the register_x contains the result, and the Private Matrix is ready to send the data to Dobbertin_ROM component. This is done in state PUSH_OUT.

Dobbertin ROM

The Dobbertin component (3.11) is an implementation of step 2, 3 and 4 in the decryption algorithm (2.1). Also here, the fixed values stored in a ROM structure have been converted to functions of the 13 bit input vector by using the Espresso application.

Sequencer

The sequencer (3.12), that corresponds to the fifth and sixth step of the decryption procedure (2.1) is unchanged from [8].

The component sequencer has seven states. Those are IDLE, MUX2_SEL, SYNC, MUX31_SEL, SEND_TO_MASTER, RECV_MR and PUSH (ref. figure 3.13).

In the INIT state, the 160bit input signal from the Dobbertin ROM is split up in an array consisting of 32 vector with length of 5 bits. When this is done, current state changes to MUX2_OUT. Here the first element of the array is being sent through the multiplexer since the selector is set to '0', and becomes the first element in a similar array which will be the result that the secuencer module generates. The first element is written in the output array in state SYNC. The counters are increased by 1, and the state machine shifts to state MUX31_out. Selector of MUX_2 is set to '1' because the values that are supposed to go through that MUX will not be the first element. Then the output from MUX_31 will be the 5 least significant bits




Figure 3.11: Dobbertin internal architecture




Figure 3.12: Sequencer internal architecture




Figure 3.13: Sequencer state diagram

in a 10 bit vector, the most sigificant bits are the 5 bit vector from MUX_2. The 10 bit vector is an address, which is the input to the Master_ROM. After Master_ROM has done its job, the result will go through MUX_2 and written on the output register, and also be used as feedback for the new address to be sent into Master_ROM. This procedure will continue until counter_2 reaches value 31, which means that all 160 bits are processed by the sequencer and are ready to be written to the output register, and the value is used by Private_Matrix_S as input.

Master ROM

The Master ROM is a subcomponent to the sequencer. Also here, the fixed values stored in ROM blocks in the original implementation have been replaced by functions of the 10 bit input vector. There exists a control ROM, which has 2^5 3bit vectors and its function is to be a selector that determines which of the 8 functions to be used. Also the control ROM has been converted to functions of the counter. The control ROM is being controlled by a counter. In this implementation this counter is located in the sequencer(counter_2), and the value from the counter is one of the input ports. This is shown in figure 3.14.

3.3 Data and keys

Though the assignment indicates that real data and keys are to be used, this is not the case. The key generation calculation is complex, so it is uncertain wether the key generation process may practically be implemented in hardware. According to the main supervisor, the keys for the original implementation were generated in Wolfram Mathematica, and the key generation calculation took considerably long time to complete on a modern computer.

3.4 Optimizing the stored fixed values

As mentioned several places in this report, efforts have been made to optimize the stored fixed values, in order to reduce area consumption of the implementation. A program that implements




Figure 3.14: Master ROM internal architecture

.i 3	\leftarrow indicates three input bits		
.o 2	\leftarrow indicates two output bits		
.ilb A B C	\leftarrow names the variables in input		
.ob Y Z	\leftarrow names the variables in output		
.p 8	\leftarrow number of terms		
000	\leftarrow input value	output value \rightarrow	11
001			00
010			10
011			10
100			00
101			01
110		$(-\text{ means don't care}) \rightarrow$	-1
111			-1
.e	\leftarrow indicator for end of file		

Table 3.2: Espresso input file format

the ESPRESSO-II minimization algorithm [6] has been used to accomplish this task.

To minimize a number of values the following must be done. First, one has to know how many input values to be minimized. For instance, if there are 1024 values to be minimized, each of length 5 bit, then each value must be represented by a unique value between 0 and 1023, 10 bit length and in binary form. There will be ten input functions and five output functions. The input file that the espresso application demands must be arranged in the proper format. An authentic file used in this project is located in the appendix of this report (appendix B). After the program has finished the minimization, an output file with the reduced expresson is generated. This file has to be modified into valid VHDL syntax. This can easily be done with an advanced text editor, such as TextPad.

Here follows an explanation on how to arrange the data, in table 3.4.

Chapter 4

Results

In this chapter the results of the implementation will be presented. There have been attempts to synthesize both encryption and decryption, which is necessary in order to build a physical realization of this MQQ implementation in VHDL. Simulation of all the modules have also been conducted.

4.1 Synthesis

The encryption and decryption procedures have been synthesized against the FPGA meant for the physical realization, the Xilinx Virtex 5 model xc5vlx110t-1-ff1136 (speed grade -1). Table 4.1 shows a brief summary of the synthesis report for decryption. Synthesis of the decryption with fixed values (from [8]) will also be presented, to show if the optimization through minimization has been successfull or not. Since the synthesis of the encryption procedure failed, the synthesis results for encryption from [3] will be used due to a lack of synthesis results from this implementation, located in table 4.1. This incident will be analyzed and discussed in the Discussion chapter.

It is important to point out that the earlier encryption implementation from [3] was implemented on four FPGAs, so the content in table 4.1 is for one chip out of four.

4.2 Verification of functionality through simulation

Simulation is an important tool to verify that the design acts properly according to the spesification made in the source code. The simulation tool used in this assignment is the ModelSim SE 6.3f by Modeltech.

4.2.1 Encryption

The simulation results from Encryption will be presented in this section.

ESPRESSO-II minimization	Slice Registers	LUTs	Frequency
Yes	5,937	9,950	201.045 MHz
No	5,910	7,703	214.000 MHz

Table 4.1: Synthesis results of the MQQ decryption procedure

Slice Registers	LUTs	Frequency
13,137	25,285	276.7 MHz

Table 4.2: Synthesis results of the MQQ encryption procedure

Encryption top module

Figure 4.1 shows that the encryption top module makes sure that the global counter cnt and the local counter inside Expander increases with an equal number of clock cycles.




Figure 4.1: Encryption counter synchronization

When the public matrix module has completed the encryption, the ready bit is set to high, which should make the top module change state to RES (the state where the result from encryption is ready). But figure 4.2 shows that the RES state is never reached, even when the ready bit gets value '1', as pointed out in the figure. The cause for this problem is unclear, debugging has been conducted in order to locate the problem. However, in the process sync_run, the controlling process of the Encrypton top module, dataout is to be equal to the result vector final_result, which is the answer from public matrix. By this way, dataout, the output port from Encrytion which ultimately holds the answer is set to contain the encrypted data at the right time, which means that by this way, the RES state is not needed, and can be removed from the source code.




Figure 4.2: Encryption top module missing state

Expander

The simulation verifies (figure 4.3) that the 160 bit input is expanded into 12881 bits in state COMB, marked in yellow. Also, the 160 bit output from the expanded vector is set in state SEL (red mark). The value of the 160 output changes in the next iteration (green mark), as the counter increases by 160. This is the expected behaviour of the expander module.




Figure 4.3: Expander behaviour

Public Matrix

Figure 4.4 shows that when indata_1 gets a new vector from Expander in state IDLE, the *AND* operation takes place in the next state, MATR_AND. One clock cycle later, the 160 bit vector *XOR* operations are performed. When the global counter increases value by 1, the next vector is written from Expander into indata_1, and the same operation cycle repeats until the global counter reaches 79.

When the last 160 bit vector has been XORed with the previous 79 vectors, the Public matrix enters the bit-by-bit XOR procedure, in order to finish off the encryption calculation. Figure 4.5 shows that this process starts when the requirements for entering this phase are fulfilled.

4.2.2 Decryption

Here, the verification for Decryption through simulation is being presented.

Decryption top module

First, it is necessary to verify that all signals initially are set to '0' when reset is active. As the figure 4.6 indicates, this is the case. There is also possible to see that the decryption circuit goes active when en_in is set to '1'.

Private matrix

The output from the stored values depend on the counter cnt. Figure 4.7 shows that it takes six clock cycles before the value from storage is calculated from the cnt value.

The XOR operations seem to work as intended (figure 4.8). The current value, that is an AND between input and the calculated private key value are XORed down to one bit.




Figure 4.4: Public matrix calculation




Figure 4.5: Public matrix bit-by-bit XOR




Figure 4.6: Simulation of startup




Figure 4.7: Stored private key as a function



Figure 4.8: XOR procedure

Dobbertin ROM

As described earlier, the Dobbertin component calculates its output based on the input. Figure 4.9 verifies that that is the case.




Figure 4.9: Dobbertin calculation

Sequencer

When the sequencer goes active (en in = 1), the module starts its work. The temporary reg_in splits the 160 bit input into 32 vectors of length 5 (figure 4.10). Since the sequencer has not been subject to any minimization, this implementation is unchanged from the TTM4530 project.




Figure 4.10: Sequencer startup

Master ROM

The output is calculated from the input. There are eight sets of equations, and ctrl determines which set to use. Figure 4.11 shows which value to be sent, and it is marked.




Figure 4.11: Master ROM calculation

Chapter 5

Discussion and conclusion

In this chapter the results will be analyzed and discussed, and a conclusion will be formed on basis of the discussion section.

5.1 Discussion

5.1.1 Synthesis

Encryption

The XST was unfortunately unable to synthesize the encryption procedure, due to the complexity of the design. XST ran for almost 72 hours, eventually the computer crashed. The computer used for synthesis of encryption had an Intel Core 2 Duo T7300, 2.0 GHz, 4 MB cache with 4 GB of system Random Access Memory (RAM) and 4 GB of virtual memory, or swap. Ubuntu 9.04 "Jaunty Jackalope" 64 bit version (X86_64 architecture) was the chosen operating system. On the mentioned computer, by synthesizing in a 32 bit operating system caused memory conflict, because a 32 bit operating system can only address 4 GB of memory in total. The sum of the physical and virtual memory (swap) exceeded 4 GB. It appeared that the encryption synthesis occupied all available memory, 6683 MB, causing the computer to run out of available memory. The fact that virtual memory were used, led to that the performance of XST was seriously hampered by this fact. XST eventually caused the computer to crash when it tried to synthesize the module Expansion, and the synthesis of encryption failed. XST never began to synthesize the Public Matrix It is likely that the encryption design needed more memory to work on, since all available memory, also swap were used. It is however unclear if this would have made a difference. [3] inicates that the original implementation also caused problems when attempts were made to implement the encryption on a single FPGA.

If the results from 4.1 should be reffered to, the encryption procedure takes up an enormous amount of area. The numbers in the table are referring to one single chip, while the original implementation of the MQQ encryption used a total of four FPGAs, which means that the numbers related to number of Look-Up Table (LUT)s used, and number of slice registers can be multiplied by four. This means that a realization of encryption cannot be done on a single FPGA, not even the one intended for this thesis, which is one of the larger FPGAs on the market.

Decryption

As the synthesis results (4.1) indicate, the implementation which has been subject to ESPRESSO-II minimization actually has a **higher** area usage than the earlier version without the mini-

mization of the ROM blocks. This is a result that was unexpected in relation to minimization theory. One can also observe that the maximum frequency of the minimized design is lower than the unmodified version, which means that if realized in hardware, the minimized solution will run slower than the unminimized version of the Decryption implementation. In theory, the data should have been compressed, causing the data to use less area in hardware. The stored values are not the same in the minimized implementation as the old implementation from [8], but the difference between the two versions compared in number of used LUTs are too significant to only be related to the different stored values. There are also drawbacks concerning storing of data as functions rather than raw values. When storing raw data, there is a possibility that the block RAM of the FPGA may be utilized, meaning that number of used LUTs are reduced. By storing data as functions of a vector, the possibility to store it in block RAM is significally lowered, meaning that these functions almost certainely will be stored in LUTs, hence increasing total area consumption.

5.1.2 Design behaviour simulation and verification

To fully determine the effect of minimizing the ROM blocks, the design in this report are quite similar to the design in [8], written by the same author as this report.

5.2 Conclusion

Tact that the Encryption procedure did not synthesize due to XST failure, this MQQ can not be realized in a single FPGA, which was the desired goal of this assignment. Even if the original implementation of MQQ had been used for realization, it would have been impossible to realize it on one FPGA. Only for encryption, four FPGAs would have been required, which means that a single chip realization for MQQ at this time is not possible.

5.3 Future work

There is a possibility for realization of MQQ that could be investigated, a hardware/software codesign solution. It means that some parts of the design has to be implemented as software that works with the hardware implemented part. There exists a CPU implementation meant for Xilinx FPGAs, the MicroBlaze soft processor core [7]. This may allow software code to run on the soft-core CPU, which could make it possible to implement MQQ on a single FPGA. But this solution will not be a pure hardware implementation, which was the intension in this thesis. But to utilize MicroBlaze, additional software is required, the Embedded Development Kit (EDK), which has to be purchased in addition to ISE.

5.4 Contributors

Mohamed El-Hadedy, PhD student at Q2S, has provided guidance and information which has been crucial in the design process.

Chapter 6

Abbrevations

MQQ Multivariate Quadratic Quasigroups

VHSIC Very-High-Speed Integrated Circuits

VHDL VHSIC Hardware Description Language

FPGA Field-progmable Gate Array

IDE Integrated Development Environment

LUT Look-Up Table

ROM Read Only Memory

DH Diffie-Hellman

RAM Random Access Memory

ECC Elliptic curve cryptography

RSA Rivest-Shamir-Adleman

FSM Finite State Machine

XST Xilinx Synthesis Tool

CPU Central Processing Unit

EDK Embedded Development Kit

Bibliography

- [1] A Method for Obtaining Digital Signatures and Public-Key Cryptosystems http://people.csail.mit.edu/rivest/Rsapaper.pdf
- [2] A Public Key Block Cipher Based on Multivariate Quadratic Quasigroups http://arxiv.org/abs/0808.0247
- [3] High Performance Implementation of a Public Key Block Cipher MQQ, for FPGA Platforms http://eprint.iacr.org/2008/339
- [4] Logic Minimization Algorithms for VLSI Synthesis, ISBN 0-89838-164-9, 1984 http://portal.acm.org/citation.cfm?id=577427
- [5] Module 4: Logic minimization, Digilent www.eecs.wsu.edu/~ee214/Fall2008/M4.pdf
- [6] ESPRESSO: Logic Minimization Software http://diamond.gem.valpo.edu/~dhart/ece110/espresso/tutorial.html
- [7] MicroBlaze http://en.wikipedia.org/w/index.php?title=MicroBlaze&oldid=295605037
- [8] TTM4530 report, FPGA implementation of a public key block cipher, report located in the digital attachment

Appendix A

VHDL source code

In this chapter shortened versions of the VHDL source code is listed. Full versions of the source code files are located in the digital attachment. This is done because several source code files have over 10000 lines of code.

A.1 Encryption

Listing A.1: Encryption top module

```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
 \frac{1}{3}
     \mathbf{use} \ \mathsf{IEEE}. \mathtt{STD\_LOGIC\_ARITH}. \mathbf{ALL}
     use IEEE.STD_LOGIC_UNSIGNED.ALL:
- Uncomment the following library declaration if instantiating
          any Xilinx primitives in this code.
     -- library UNISIM;
     -- use UNISIM. VComponents. all;
     entity encryption is
         clk : in std_logic;
reset : in std_logic;
en_in : in std_logic;
         datain : in std_logic_vector(159 downto 0);
         dataout : out std_logic_vector(159 downto 0)
     end encryption;
     architecture rtl of encryption is
       type states is (IDLE,EXPAND,PUBL_MATR,RES);
       component expander
            clk, reset, en_in : in std_logic;
            input : in std_logic_vector(159 downto 0);
                           : out std_logic_vector(159 downto 0);
            output_1
                             : out std_logic_vector(80 downto 0);
            \verb"output_2"
            en_out
                           : out std_logic
       \quad \textbf{end} \ \ \textbf{component} \ ;
       component public_matrix
            clk, reset, en_in : in std_logic;
                     : in std_logic_vector(159 downto 0);
           input_2
                           : in std_logic_vector(80 downto 0);
                         : in integer range 0 to 80;
           cnt
                         : out std_logic_vector(159 downto 0);
            output
                           : out std_logic;
            en_out
            done
                           : out std_logic
       end component:
       signal state , next_state : states;
```

```
49
50
                                            : integer range 0 to 80;
          signal entin_exp,en_in_pub : std_logic;
signal en_out_exp,en_out_pub : std_logic;
signal first_data : std_logic_vector(159 downto 0);
signal second_data : std_logic_vector(80 downto 0);
 51
 53
 54
           signal final_result
                                                 : std_logic_vector(159 downto 0);
                                        : std_logic;
 55
           signal ready
 56
 57
        begin
  58
 59
          EXP:
                      expander
 60
           port map(
           clk => clk,

reset => reset,

en_in => en_in_exp,

input => datain,
 61
 63
 64
             output_1 => first_data,
output_2 => second_data,
 65
 66
             en_out => en_out_exp
 67
  68
 69
70
71
72
73
74
75
76
77
78
79
80
          PUB_MATR: public_matrix
          port map (
    clk => clk,
    reset => reset,
    en_in => en_in_pub,
              input_1 \implies first_data,
             input_2 => second_data,
            cnt => cnt,
output => final_result,
en_out => en_out_pub,
done => ready
 81
 \tilde{8}\tilde{2}
           sync_run: process(clk)
 83
           begin
 84
            if (clk'event and clk = '1') then
               if (reset = '1') then
state <= IDLE;</pre>
 85
 86
                   dataout <= (others => '0');
 87
 89
                 elsif (en_in = '1') then
 90
                  state <= next_state;
 91
                    \mathtt{dataout} \ <= \ \mathtt{final\_result} \ ;
                end if:
 93
              end if;
 94
           end process;
 95
 96
           output_decode: process(clk, state)
 97
           begin
 98
              if (clk'event and clk = '1') then
               if (reset = '1') then
en_in_exp <= '0';
en_in_pub <= '0';</pre>
 99
100
101
102
103
                 elsif (en_in = '1') then
                  case (state) is
when IDLE =>
104
105
                        en_in_exp <= '0';
en_in_pub <= '0';
106
107
109
                       when EXPAND
                         hen EXPAND =>
en_in_exp <= '1';
en_in_pub <= '0';
110
\frac{111}{112}
\overline{113}
                       when PUBL_MATR
                         en_in_exp <= '0';
en_in_pub <= '1';
115
                          \mathbf{if} (en_out_exp = ',1') \mathbf{then}
116
                            cnt \le cnt + 1;

if (cnt = 79) then
117
119
                              cnt \le cnt + 0;
120
121
122
                            end if;
                         \quad \textbf{end} \quad \textbf{if} \; ;
                       when RES
                                              =>
1\bar{2}\bar{3}
                         --dataout <= final_result;
124
                       when others =>
                         null;
125
126
                   end case;
127
                end if;
128
             end if:
129
           end process;
130
\frac{131}{132}
           next_state_decode: process(state,en_out_exp,ready)
           begin
```

```
\frac{133}{134}
              next_state <= state;
             case (state) is
when IDLE =>
135
136
                  next_state <= EXPAND;
137
\frac{138}{139}
                when EXPAND
                  when EXPAND =>
if (en_out_exp <= '1') then
  next_state <= PUBL_MATR;
elsif (ready = '1') then</pre>
140
142
                      next_state <= RES;
143
144
                     next_state <= EXPAND;
145
                   end if:
146
                when PUBL_MATR
                  when PUBL_MATR =>
  if (en_out_pub <= '1') then</pre>
147
\begin{array}{c} 148 \\ 149 \end{array}
                   next_state <= EXPAND;
elsif (ready = '1') then
150
                      next_state <= RES;
151
                   else
                     next_state <= PUBL_MATR;
153
                   end if;
154
                when RES
155
                   next_state <= IDLE;
156
                when others
                                       =>
157
                  null;
\frac{158}{159}
             end case;
          end process;
160
       end rtl:
```

Listing A.2: Expander

```
library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
 \bar{3}
       use IEEE.STD_LOGIC_ARITH.ALL;
       use IEEE.STD_LOGIC_UNSIGNED.ALL;
 \begin{smallmatrix} 5 & 6 \\ 7 & 8 \\ 9 \end{smallmatrix}
            - Uncomment the following library declaration if instantiating
      ---- any Xilinx primitives in this code.
---library UNISIM:
       -- use UNISIM. VComponents. all;
10
11
12
13
14
       \mathbf{entity} \ \mathbf{expander} \ \mathbf{is}
         port (
            clk, reset ,en_in : in std_logic;
input : in std_logic_vector(159 downto 0);
output_1 : out std_logic_vector(159 downto 0);
output_2 : out std_logic_vector(80 downto 0);
15
16
\frac{17}{18}
                                 : out std_logic
19
20
21
22
      end expander;
       architecture rtl of expander is
23
24
25
26
27
28
          \mathbf{type} \ \mathtt{states} \ \mathbf{is} \ (\mathtt{IDLE}, \mathtt{COMB}, \mathtt{SEL}) \ ;
          signal state , next_state : states;
30
31
32
33
34
35
36
                                         : std_logic_vector (12880 downto 0);
          signal vector
                                        : std_logic_vector (159 downto 0);
: integer range 0 to 12880;
          signal tmp
          signal inc
      begin
          run: process(clk)
begin
37
38
             if (clk 'event and clk = '1') then
\tilde{3}\tilde{9}
               if (reset = '1') then
state <= IDLE;
elsif (en_in = '1') then</pre>
40
41
42
43
44
                  state <= next_state;
                \quad \mathbf{end} \quad \mathbf{i} \; \mathbf{f} \; ;
             end if:
45
          end process;
46
47
          output_decode: process (clk, state)
48
          begin
             if (clk 'event and clk = '1') then
49
50
               if (reset = '1') then
                   vector <= (others => '0');
en_out <= '0';
5\overline{2}
```

```
53
54
55
56
57
               tmp <= (\, \mathbf{others} \, = \!\! > \, \, `0 \, `) \; ;
               inc <= 0;
               output 1 <= (others => '0'):
             output_2 <= (others => '0');
elsif (en_in = '1') then
case (state) is
 \begin{array}{c} 58 \\ 59 \end{array}
                 when IDLE =>
                   tmp <= input;
en_out <= '0';
 60
 62
                  when COMB =>
 63
                                                <= '1';
                    vector (0)
 64
                    vector (160 downto 1)
                                                  <= \mathrm{tmp};
                                                                                                -160
                                                     = tmp(158 \text{ downto } 0) \text{ and input } (159 \text{ downto } 1); --159 

<= tmp(157 \text{ downto } 0) \text{ and input } (159 \text{ downto } 2); --158
 65
                    vector (319 downto 161)
                    vector (477 downto 320)
 66
                    vector (634 downto 478)
                                                     <= tmp(156 downto 0) and input(159 downto 3); --157
 68
69
70
71
72
73
74
75
76
                    vector (790 downto 635)
                                                     <= tmp(155 \text{ downto } 0) \text{ and } input(159 \text{ downto } 4); --156
                    vector (945 downto 791)
                                                     <= tmp(154 \text{ downto } 0) \text{ and } input(159 \text{ downto } 5); --155
                    vector (1099 downto 946)
vector (1252 downto 1100)
                                                   \leftarrow tmp(153 downto 0) and input(159 downto 6); --154
                                                    <= tmp(152 downto 0) and input(159 downto 7); --153
                                                     <= tmp(151 downto 0) and input(159 downto 8); -- 152
                    vector (1404 downto 1253)
                    vector (1555 downto 1405)
                                                     <= tmp(150 downto 0) and input(159 downto 9); --151
                    vector (1705 downto 1556)
                                                     <= tmp(149 downto 0) and input(159 downto 10);--150
                    vector (1854 downto 1706)
                                                     <= tmp(148 downto 0) and input(159 downto 11);--149
                    vector (2002 downto 1855)
                                                     \langle = \text{tmp}(147 \text{ downto } 0) \text{ and input}(159 \text{ downto } 12); --148
 77
78
79
                    vector (2149 downto 2003)
                                                     <= tmp(146 downto 0) and input (159 downto 13);--147
                    vector (2295 downto 2150)
                                                     <= tmp(145 downto 0) and input (159 downto 14);--146
                    vector (2440 downto 2296)
                                                     <= tmp(144 downto 0) and input(159 downto 15);--145
 8Ŏ
                                                     <= tmp(143 downto 0) and input(159 downto 16);--144
                    vector (2584 downto 2441)
                    vector (2727 downto 2585)
 81
                                                     \leq tmp(142 \text{ downto } 0) \text{ and } input(159 \text{ downto } 17) :--143
                    vector (2869 downto 2728)
                                                     <= tmp(141 downto 0) and input(159 downto 18);--142
 83
                    vector (3010 downto 2870)
                                                     <= tmp(140 downto 0) and input(159 downto 19);--141
 84
                    vector (3150 downto 3011)
                                                     <= tmp(139 downto 0) and input (159 downto 20);--140
 85
                    vector (3289 downto 3151)
vector (3427 downto 3290)
                                                     <= tmp(138 downto 0) and input(159 downto 21);--139
                                                     <= \text{tmp}(137 \text{ downto } 0) and input (159 downto 22);--138
 86
                    vector (3564 downto 3428)
                                                     <= tmp(136 downto 0) and input(159 downto 23);--137
 88
                    vector (3700 downto 3565)
                                                     <= tmp(135 downto 0) and input (159 downto 24);--136
 89
                    vector (3835 downto 3701)
                                                     <= tmp(134 downto 0) and input(159 downto 25);--135
 9ŏ
                                                     <= tmp(133 downto 0) and input(159 downto 26);--134
                    vector(3969 downto 3836)
                    vector (4102 downto 3970)
                                                     <= tmp(132 downto 0) and input(159 downto 27);--133
 92
                    vector (4234 downto 4103)
                                                     <= tmp(131 downto 0) and input(159 downto 28);--132
 93
                                                     <= tmp(130 downto 0) and input(159 downto 29);--131
                    vector (4365 downto 4235)
 94
                    vector (4495 downto 4366)
                                                     <= tmp(129 downto 0) and input(159 downto 30);--130
                                                     <= tmp(128 downto 0) and input(159 downto 31);--129
<= tmp(127 downto 0) and input(159 downto 32);--128</pre>
 95
                    vector (4624 downto 4496)
 96
                    vector (4752 downto 4625)
                    vector (4879 downto 4753)
                                                     <= tmp(126 downto 0) and input(159 downto 33);--127
 98
                    vector (5005 downto 4880)
                                                     <= tmp(125 downto 0) and input(159 downto 34);--126
 99
                    vector (5130 downto 5006)
                                                     <= tmp(124 downto 0) and input(159 downto 35);--125
100
                    vector (5254 downto 5131)
                                                     <= tmp(123 downto 0) and input(159 downto 36);--124
101
                    vector (5377 downto 5255)
                                                     <= tmp(122 downto 0) and input(159 downto 37);--123
                    vector (5499 downto 5378)
                                                     <= tmp(121 downto 0) and input (159 downto 38);--122
103
                    vector (5620 downto 5500)
                                                     <= tmp(120 downto 0) and input(159 downto 39);--121
104
                    vector (5740 downto 5621)
                                                     <= tmp(119 downto 0) and input(159 downto 40);--120
                                                     <= tmp(118 downto 0) and input(159 downto 41);--119
<= tmp(117 downto 0) and input(159 downto 42);--118</pre>
105
                    vector (5859 downto 5741)
106
                    vector (5977 downto 5860)
                    vector (6094 downto 5978)
107
                                                     <= tmp(116 downto 0) and input(159 downto 43);--117
                    vector (6210 downto 6095)
                                                     <= tmp(115 downto 0) and input(159 downto 44);--116
109
                    vector (6325 downto 6211)
                                                     <= tmp(114 downto 0) and input(159 downto 45);--115
110
                    vector (6439 downto 6326)
                                                     <= tmp(113 downto 0) and input(159 downto 46);--114
111
                    vector (6552 downto 6440)
                                                     <= tmp(112 downto 0) and input(159 downto 47);--113
                    vector (6664 downto 6553)
                                                     \leq tmp(111 \text{ downto } 0) \text{ and } input(159 \text{ downto } 48):--112
                    vector (6775 downto 6665)
                                                     <= tmp(110 downto 0) and input (159 downto 49);--111
114
                    vector (6885 downto 6776)
                                                     <= tmp(109 downto 0) and input(159 downto 50);--110
                                                     <= tmp(108 downto 0) and input(159 downto 51);--109
<= tmp(107 downto 0) and input(159 downto 52);--108</pre>
                    vector (6994 downto 6886)
116
                    vector (7102 downto 6995)
                    vector (7209 downto 7103)
                                                     \leq tmp(106 \text{ downto } 0) \text{ and } input(159 \text{ downto } 53) :--107
                    vector (7315 downto 7210)
                                                     <= tmp(105 downto 0) and input(159 downto 54);--106
                                                     <= tmp(104 downto 0) and input (159 downto 55);--105
119
                    vector (7420 downto 7316)
120
                    vector (7524 downto 7421)
                                                     <= tmp(103 downto 0) and input(159 downto 56);--104
1\overline{2}1
                    vector (7627 downto 7525)
                                                     <= tmp(102 downto 0) and input(159 downto 57);--103
                                                     <= tmp(101 downto 0) and input (159 downto 58);--102
                    vector (7729 downto 7628)
123
                    vector (7830 downto 7730)
                                                     <= tmp(100 downto 0) and input (159 downto 59);--101
124
                                                     <= tmp(99 downto 0) and input(159 downto 60);-- 100
                    vector (7930 downto 7831)
125
                    vector (8029 downto 7931)
                                                     <= tmp(98 downto 0) and input(159 downto 61);--
126
                    vector (8127 downto 8030)
                                                     <= tmp(97 downto 0) and input(159 downto 62);--
                                                                                                                98
                                                     <= tmp(96 downto 0) and input(159 downto 63);--
                    vector (8224 downto 8128)
                                                                                                                97
                    vector (8320 downto 8225)
                                                     <= tmp(95 downto 0) and input(159 downto 64);--
129
                    vector (8415 downto 8321)
                                                     <= tmp(94 downto 0) and input(159 downto 65);--
130
                    vector (8509 downto 8416)
                                                     <= tmp(93 downto 0) and input(159 downto 66);--
131
                    vector (8602 downto 8510)
                                                     <= tmp(92 \text{ downto } 0) \text{ and } input(159 \text{ downto } 67);---
                                                                                                                93
132
                    vector (8694 downto 8603)
                                                     <= tmp(91 downto 0) and input(159 downto 68);--
                                                                                                                92
                    vector (8785 downto 8695)
                                                     <= tmp(90 downto 0) and input(159 downto 69);--
134
                    vector (8875 downto 8786)
                                                     <= tmp(89 downto 0) and input (159 downto 70);--
135
                    vector (8964 downto 8876)
                                                     <= tmp(88 downto 0) and input(159 downto 71);--
                    vector (9052 downto 8965)
                                                     <= tmp(87 \text{ downto } 0) \text{ and } input(159 \text{ downto } 72);---
                                                                                                                88
```

```
\frac{137}{138}
                    vector (9139 downto 9053)
                                                   <= tmp(86 downto 0) and input(159 downto 73);--
                    vector (9225 downto 9140)
                                                   <= tmp(85 downto 0) and input(159 downto 74);--
                                                                                                          86
139
                                                                                         downto 75):--
                    vector (9310 downto 9226)
                                                   \leq tmp(84 \text{ downto } 0) \text{ and } input(159)
                                                                                                          85
140
                    vector (9394 downto 9311)
                                                              downto 0) and
                                                                                         downto 76);---
                                                   \leq tmp(83)
                                                                              input (159
                                                                                                          84
141
                    vector (9477
                                                   <= tmp(82
                                 downto
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 77);--
                    vector (9559 downto 9478)
142
                                                   \leq tmp(81)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 78):--
                                                                                                           82
14\bar{3}
                    vector (9640 downto 9560)
                                                   \ll tmp(80)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 79);---
                                                                                                          81
144
                                                                                         downto 80);---
                    vector (9720 downto 9641)
                                                   <= tmp(79 downto 0) and input(159)
                                                                                                          80
                    vector (9799 downto 9721)
                                                                                                           79
                                                   <= tmp(78)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 81);--
146
                    vector (9877 downto
                                                   \leq tmp(77)
                                                              downto 0)
                                                                         and
                                                                              input (159
                                                                                         downto 82):--
147
                    vector (9954 downto 9878)
                                                   <= tmp(76
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 83);---
                                                                                                          77
148
                    vector (10030 downto 9955)
                                                   <= tmp(75
                                                              downto 0)
                                                                         and input (159)
                                                                                         downto 84);---
                                                                                                          76
149
                    vector (10105 downto 10031)
                                                   <= tmp(74 downto 0)
                                                                         and input (159
                                                                                         downto 85):--
                                                                                                          7.5
150
                    vector (10179 downto
                                                                                         downto 86):--
                                                                                                           74
                                          10106)
                                                   <= tmp(73 downto 0)
                                                                         and input(159
151
                    vector (10252 downto
                                          10180)
                                                   <= tmp(72
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 87);---
152
                    vector (10324 downto
                                          10253)
                                                   \ll tmp(71)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 88);--
                                                                                                           72
153
                    vector(10395 downto
                                          10325)
                                                   <= tmp(70
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 89);--
                                                                                                          71
154
                    vector (10465 downto
                                          10396)
                                                   <= tmp(69 \text{ downto } 0) \text{ and } input(159)
                                                                                         downto 90):--
                                                                                                          70
                                                                                         downto 91);--
155
                    vector(10534 downto
                                          10466)
                                                   <= tmp(68 downto 0)
                                                                                                          69
                                                                         and input (159
156
                    vector (10602 downto
                                          10535)
                                                   <= tmp(67
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 92);---
                                                                                                          68
157
                    vector(10669 downto
                                          10603)
                                                   <= tmp(66
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 93);---
                                                   <= tmp(65 downto 0)
158
                    vector (10735 downto
                                          10670)
                                                                         and input (159
                                                                                         downto 94);---
                                                                                                          66
159
                    vector (10800 downto
                                          10736)
                                                   <= tmp(64 \text{ downto } 0) \text{ and } input(159)
                                                                                         downto 95);--
                                                                                                          6.5
160
                                                                                         downto 96):--
                    vector(10864 downto
                                          10801)
                                                   <= tmp(63 downto 0)
                                                                         and input(159
                                                                                                          64
                    vector (10927
                                          10865)
                                                   <= tmp(62 downto 0)
                                                                         and input (159
                                                                                         downto 97);--
                                  downto
162
                    vector (10989 downto
                                          10928)
                                                   <= tmp(61
                                                              downto 0)
                                                                         and input (159)
                                                                                         downto 98);---
                                                   <= tmp(60
163
                    vector (11050 downto
                                          10990)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 99);--
                                                                                                          61
164
                    vector(11110 downto
                                          11051)
                                                   <= tmp(59 downto 0)
                                                                         and input (159
                                                                                         downto 100):--
                                                                                                          60
165
                                                                                         downto 101);--
                    vector (11169 downto
                                          111111)
                                                   <= tmp(58 downto 0)
                                                                         and input (159
                                                                         and input (159
166
                    vector (11227
                                                              downto 0)
                                                                                         downto 102);--
                                  downto
                                          11170)
                                                   \leq tmp(57)
                    vector (11284
                                  downto
                                                   <= tmp(56
                                                              downto 0)
                                                                         and
                                                                              input (159
                                                                                         downto 103);--
168
                    vector (11340 downto
                                          11285)
                                                   <= tmp(55
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 104);--
169
                    vector (11395 downto 11341)
                                                   <= tmp(54 downto 0) and input(159)
                                                                                         downto 105);--
170
                                                                                         downto 106):--
                    vector (11449
                                  downto
                                          11396)
                                                   \leq tmp(53 \ downto \ 0)
                                                                         and input (159
                                                              downto 0)
                                                                                         downto 107);--
171
                    vector (11502
                                          11450)
                                                   \leq tmp(52)
                                                                         and input (159
                                  downto
172
                    vector (11554
                                                   <= tmp(51
                                                              downto 0)
                                                                         and input (159)
                                                                                         downto 108);--
17\overline{3} \\ 174
                    vector (11605
                                  downto
                                          11555)
                                                   <= tmp(50
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 109);--
                                                                                         downto 110);---
                    vector (11655
                                  downto
                                          11606)
                                                   <= tmp(49 downto 0)
                                                                         and input(159)
175
                    vector (11704 downto
                                          11656)
                                                   \leq tmp(48 \text{ downto } 0)
                                                                         and input (159
                                                                                         downto 111);--
176
                    vector (11752
                                                              downto 0) and input (159
                                                                                         downto 112);---
                                          11705)
                                                   \leq tmp(47)
                                  downto
                    vector (11799
                                  downto
                                                   <= tmp(46
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 113);--
                    vector (11845 downto
                                                                                         downto 114);--
178
                                          11800)
                                                   <= tmp(45 downto 0)
                                                                         and input (159
179
                    vector(11890 downto
                                          11846)
                                                   <= tmp(44 downto 0) and input(159
                                                                                         downto 115);--
180
                                                                                         downto 116);---
                    vector(11934 downto
                                          11891)
                                                   <= tmp(43 downto 0)
                                                                         and input (159
181
                    vector (11977
                                          11935)
                                                   <= tmp(42 downto 0)
                                                                         and input (159
                                                                                         downto 117);---
                                  downto
182
                    vector (12019
                                  downto
                                                   <= tmp(41
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 118):--
183
                    vector (12060 downto
                                          12020)
                                                   \leq tmp(40)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 119);--
184
                    vector (12100 downto
                                          12061)
                                                   <= tmp(39 downto 0)
                                                                         and input(159)
                                                                                         downto 120);--
185
                    vector (12139 downto
                                          12101)
                                                   \leq tmp(38)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 121):--
186
                    vector (12177
                                          12140)
                                                              downto 0) and input (159
                                                                                         downto 122);--
                                  downto
                                                   <= tmp(37)
                    vector (12214
                                  downto
                                          12178)
                                                   <= tmp(36
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 123);--
                    vector (12250
188
                                  downto
                                          12215)
                                                   <= tmp(35
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 124);--
189
                    vector (12285 downto 12251)
                                                   <= tmp(34
                                                              downto 0)
                                                                         and input (159)
                                                                                         downto 125);--
                                                                                                          35
190
                                                                                         downto 126);--
                    vector(12319 downto
                                          12286)
                                                   <= tmp(33 downto 0)
                                                                         and input (159
                                                                                                          34
                    vector (12352
                                          12320)
                                                   \leq tmp(32)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 127);--
                                  downto
192
                                                                         \quad \text{and} \quad
                    vector (12384
                                  downto
                                          12353)
                                                   <= tmp(31
                                                              downto 0)
                                                                              input (159
                                                                                         downto
193
                    vector (12415
                                  downto
                                          12385)
                                                   <= tmp(30)
                                                              downto 0)
                                                                         and
                                                                              input (159
                                                                                         downto 129);---
                                                   <= tmp(29 downto 0)
194
                    vector (12445 downto 12416)
                                                                         and input (159
                                                                                         downto 130);--
195
                    vector (12474 downto 12446)
                                                   \leq tmp(28)
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 131);--
                                                                                                          29
196
                    vector (12502 downto
                                                                                         downto 132);--
                                          12475)
                                                   \leq tmp(27)
                                                              downto 0) and input (159
197
                    vector (12529 downto
                                          12503)
                                                   <= tmp(26
                                                              downto 0)
                                                                         and input (159
                                                                                         downto 133);---
198
                    vector (12555 downto
                                          12530)
                                                   <= tmp(25
                                                              downto 0)
                                                                         and input (159)
                                                                                         downto 134);---
199
                    vector (12580 downto
                                          12556)
                                                   <= tmp(24
                                                              downto 0)
                                                                         and input (159)
                                                                                         downto 135);--
200
                                                                                         downto 136):--
                    vector(12604 downto
                                          12581)
                                                   <= tmp(23 downto 0) and input(159)
                                                                                                          24
201
                    vector (12627
                                                   <= tmp(22 downto 0) and input (159
                                                                                         downto 137);--
                                          12605)
                                  downto
                                                                                                          23
                    vector (12649
                                          12628)
                                                   <= tmp(21 downto 0)
                                                                                         downto 138);---
                                  downto
                                                                         and input (159
203
                    vector (12670
                                  downto
                                          12650)
                                                      tmp(20
                                                              downto 0)
                                                                         and
                                                                              input (159
                                                                                         downto 139);---
204
                                          12671)
                    vector (12690 downto
                                                   <= tmp(19 \ downto \ 0) \ and \ input(159
                                                                                         downto 140);--
205
                    vector(12709 downto
                                          12691)
                                                   <= tmp(18 downto 0) and input(159)
                                                                                         downto 141);---
206
                                                                                         downto 142);--
                    vector (12727
                                  downto
                                          12710)
                                                   <= tmp(17 downto 0) and input(159)
                                                                                         downto 143);---
                    vector (12744
                                          12728)
                                                   <= tmp(16
                                                              downto 0) and input (159
                                  downto
208
                    vector (12760
                                  downto
                                          12745)
                                                   <=
                                                      tmp(15 \ downto \ 0)
                                                                         and input (159
                                                                                         downto 144);---
209
                    vector (12775 downto
                                          12761)
                                                   <= tmp(14 \text{ downto } 0) \text{ and } input(159)
                                                                                         \mathbf{downto} \ 145) \ ; ---
\frac{5}{210}
                    vector (12789 downto
                                          12776)
                                                   <= tmp(13  downto 0) and input(159)
                                                                                         downto 146):--
211
212
213
214
                                                                                         downto 147);--
                    vector(12802 downto
                                                   <= tmp(12 downto 0) and input(159
                                          12790)
                    vector (12814 downto
                                                   <= tmp(11 downto 0) and input(159
                                          12803)
                                                                                         downto 148);---
                    vector (12825
                                  downto
                                                      tmp(10 \text{ downto } 0) \text{ and } input(159 \text{ downto } 149);--
                    vector (12835 downto 12826)
                                                      tmp(9 \text{ downto } 0) \text{ and } input(159 \text{ downto } 150); --
\frac{215}{215}
                    vector (12844 downto 12836)
                                                   <= tmp(8 \text{ downto } 0) \text{ and } input(159 \text{ downto } 151); --
216
217
218
                                                   <= tmp(7 downto 0) and input(159 downto 152); --
                    vector (12852 downto
                                          12845)
                    vector (12859 downto
                                          12853)
                                                   <= tmp(6 downto 0) and input(159 downto 153); --
                                                   <= tmp(5 downto 0) and input (159 downto 154); --
                    vector (12865 downto
                                          12860)
\frac{219}{220}
                    vector (12870 downto 12866)
                                                   <= tmp(4 downto 0) and input(159 downto 155); --
                                                   <= tmp(3 downto 0) and input(159 downto 156); ---
                    vector (12874 downto 12871)
```

```
\begin{array}{c} 221 \\ 222 \\ 223 \\ 224 \\ 225 \\ 226 \\ 227 \end{array}
                         vector (12880)
                                                          \ll tmp(0) and input(159);
                      when SEL =>
                        -- the output_1 register value is determined by
-- the value of the counter, which increases by 160
-- each time this state is active
228
229
230
231
232
                         output_1 \le vector((159 + inc) downto (0 + inc));
                         output_2 <= vector(12880 downto 12800);
                         if (inc >= 12640) then
232
233
234
235
236
237
                           inc \le inc + 0;
                         else
                           inc <= inc + 160;
                         end if;
                         en_out <= '1';
\frac{238}{238}
                  end case;
239
240
241
242
                end if;
             end if;
          end process;
243
244
           \verb|next_decode: process| (state, inc)
          begin
245
246
247
             next_state <= state;
             case (state) is
                when IDLE \Longrightarrow
\frac{5}{248}
                   next state <= COMB:
\bar{2}49
                when COMB =>
250 \\ 251 \\ 252
                   \label{eq:continuous_state} \texttt{next\_state} \ <= \ \texttt{SEL} \,;
                when SEL =>
                  next_state <= IDLE;
253
                   --end \quad if;
\overline{254}
             end case:
          end process;
```

Listing A.3: Public Matrix

```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.STD_LOGIC_ARITH.ALL;
    use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7
       - Uncomment the following library declaration if instantiating
   ---- any Xilinx primitives in this code.
--library UNISIM;
8
     -use\ UNISIM.\ VComponents.\ all\ ;
10
\frac{11}{12}
   \mathbf{entity} \ \mathtt{public\_matrix} \ \mathbf{is}
     port (
\frac{13}{14}
       clk, reset, en_in
                      : in std_logic;
                   : in std_logic_vector(159 downto 0);
       input_{-1}
\begin{array}{c} 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \end{array}
                     : in std_logic_vector(80 downto 0);
       cnt
                    : in integer range 0 to 80;
                     : out std_logic_vector(159 downto 0);
: out std_logic;
       output
       en_out
       _{
m done}
                     : out std_logic
   end public_matrix;
23
24
25
26
   architecture rtl of public_matrix is
     type states is (IDLE, MATR_AND, MATR_XOR160, MATR_XOR1, SYNC_160, SYNC_1, SYNC, SEND);
     type pr_rom is array (79 downto 0) of std_logic_vector(159 downto 0);
     type pr2_rom is array (0 downto 0) of std_logic_vector(80 downto 0);
\frac{20}{27} \frac{28}{28}
   constant rom160_{-1} : pr_rom := (
29
        30
        31
        \begin{array}{c} 32 \\ 33 \\ 34 \\ 35 \\ 36 \end{array}
   constant rom81_2 : std_logic_vector(80 downto 0) := (
```

```
\frac{40}{41}
    42
43
 44
45
46
47
                              : std_logic_vector(159 downto 0);
        signal and_rom1_160
 48
49
 50
51
52
53
54
        signal and_rom1_81
                                : std_logic_vector(80 downto 0);
        signal xor1_160 : std_logic_vector(159 downto 0);
 55
56
57
 58
59
60
       signal sync_xor1_160
                                  : std_logic_vector(159 downto 0);
 61
 6\overline{2}
                              : std_logic_vector(159 downto 0);
        signal indata_1
 6\overline{3}
        signal indata_2
                               : std_logic_vector(80 downto 0);
 64
        signal result
                               : std_logic_vector(159 downto 0);
 65
66
67
68
        signal xor1_1 : std_logic;
 69
70
71
72
73
74
75
76
77
78
79
80
        signal xor1_2 : std_logic;
       signal sync_xor1_1 : std_logic;
       signal sync_xor1_2
                                : std_logic;
 81
82
     -- signal cnt
                                 : integer range 0 to 80;
                        : integer range 0 to 160;
 8\overline{3}
       signal cnt_2
 84
        signal state, next_state : states;
 85
 86
 87
        \verb|sync_proc: process| (\verb|clk|)
 88
        begin
          if (clk'event and clk = '1') then
 90
           if (reset = '1') then
 91
             state <= IDLE;
 92^{-1}
            else
 9\bar{3}
             state <= next_state;
 94
           end if;
 95
 96
        end process;
 97
 98
        out_decode: process(state,clk)
 99
        begin
100
         if (clk'event and clk = '1') then
\frac{101}{102}
            if (reset = '1') then
             indata_1 <= (others => '0');
indata_2 <= (others => '0');
103
104
105
              and_rom1_160 <= (others => '0');
106
107
108
109
             and_rom1_81 <= (others => '0');
110
111
112
113
             xor1_160 \le (others \Rightarrow '0');
114
116
117
118
              sync_xor1_160 <= (others => '0');
\overline{119}
120
121
              xor1_1 <= '0';
\frac{122}{123}
```

```
124
125
126
127
128
129
130
131
132
133
                        xor1_2 <= '0';
                        sync_xor1_1 <= '0';
                       sync_xor1_2 <= '0';
134
135
136
137
                       cnt_2 <= 0;
en_out <= '0';
done <= '0';</pre>
 138
139
140
                        output <= (others => '0');
result <= (others => '0');
 141
142
143
144
145
                       case (state) is
                           \mathbf{when} \ \mathrm{IDLE} \ \Longrightarrow \quad
146
147
                             indata_1 <= input_1;
indata_2 <= input_2;
en_out <= '0';
 148
149
                               done <= ',0';
150
151
                            when MATR_AND \Longrightarrow
                                and_rom1_160 <= rom160_1(cnt) and indata_1;
152
152
153
154
155
156
157
                              if (cnt \ll 79) then
                                   \label{eq:and_rom1_81} \texttt{and\_rom1_81} \overset{\cdot}{\leftarrow} \texttt{rom81\_1} \ \ \textbf{and} \ \ \texttt{indata\_2} \ ;
158
159
160
161
                               end if;
                            when MATR_XOR160 =>
162
                               if (cnt = 0) then
sync_xor1_160 <= and_rom1_160;</pre>
 163
164
165
166
167
                                   \verb"en_out <= '1';
                                else
 168
                                   xor1_160 <= and_rom1_160 xor sync_xor1_160;
169
170
171
172
173
174
175
176
177
178
180
181
182
183
184
185
186
                               end if:
                            when MATR_XOR1 =>
                                en_out <= '0';
if (cnt_2 = 0) then
                                   sync_xor1_1 \le sync_xor1_160(cnt_2);
                                   sync_xor1_2 \le and_rom1_81(cnt_2);
                                else
                                   xor1_1 \le sync_xor1_160(cnt_2) xor sync_xor1_1;
 188
189
190
191
192
                                   if (cnt_2 <= 80) then
                                      xor1_2 <= sync_xor1_2 xor and_rom1_81(cnt_2);
 193
 194
 195
                                   \quad \mathbf{end} \quad \mathbf{i} \; \mathbf{f} \; ;
196
197
                               \quad \mathbf{end} \quad \mathbf{i} \ \mathbf{f} \ ;
                            when SYNC_160 =>
 198
                               sync_xor1_160 <= xor1_160;
 199
\frac{200}{201}
                            \begin{array}{ll} \text{en\_out} & <= & `1 \ `; \\ \textbf{when} & \text{SYNC\_1} & => & \end{array}
202
203
204
205
206
207
                               sync_xor1_1 \le xor1_1;
                               sync_xor1_2 \le xor1_2;
```

```
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
                           if (cnt_2 = 159) then
                              cnt_2 <= cnt_2 + 0;
                            else
                           cnt_2 <= cnt_2 + 1;
end if;</pre>
                        when SYNC =>
                           result(0) \le sync_xor1_1 xor sync_xor1_2;
                        when SEND \Longrightarrow
                          output <= result;
done <= '1';
                    end case:
                  end if;
               end if;
           end process;
230
231
232
233
234
235
236
237
238
239
            \verb|next_decode: process| (state, cnt, cnt_2)
           begin
               next_state <= state;
               case (state) is
                  when MATR_AND => next_state <= MATR_XOR160;
                  when MATR_XOR160 => next_state <= SYNC_160;
\begin{array}{c} 240 \\ 241 \\ 242 \\ 243 \\ 244 \\ 245 \\ 246 \\ 247 \\ 249 \\ 251 \\ 252 \\ 253 \\ 255 \\ 255 \\ 255 \\ 255 \\ 259 \\ 259 \\ \end{array}
                  \label{eq:when MATR_XOR1} \  \, = > \  \, \text{next\_state} \  \, <= \  \, \text{SYNC\_1} \, ;
                  when SYNC_160 =>
                    if (cnt = 79) then
                       next\_state <= MATR\_XOR1;
                     else
                        next_state <= IDLE;
                    end if;
                  when SYNC_1 \Rightarrow
                     if (cnt_2 = 159) then
                        next_state <= SYNC;
                     else
                       next_state <=MATR_XOR1;
                  \label{eq:when SYNC} \text{ $=>$ $next\_state $<=$ SEND;}
                  when SEND \Longrightarrow
                    next_state <= IDLE;
               end case;
\frac{260}{260}
           end process;
\frac{5}{261}
        end rtl;
```

A.2 Decryption

Listing A.4: Decryption top module

```
Company:\ NTNU
      -- Engineer: Stig Fjellskaalnes

    \begin{array}{r}
      5 \\
      6 \\
      7 \\
      8 \\
      9 \\
      10 \\
      11 \\
      12
    \end{array}

       -- Create Date:
                                   13:14:48 09/26/2008
      -- Design Name:
       -- Module Name:
                                   decryption - rtl
      -- Project Name:
       -- Target Devices:
       -- Description:
13
14
      -- Dependencies:
15
16
17
18
          Revision 0.01 - File Created
      -- Additional Comments:
20 library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
      USE IEEE STD LOGIC ARITH ALL:
 \overline{23}
      use IEEE.STD LOGIC UNSIGNED.ALL:
 \overline{24}
 \begin{array}{c} \overline{25} \\ 26 \end{array}
           - Uncomment the following library declaration if instantiating
      ---- any Xilinx primitives in this code.
 \frac{20}{27}
      -- library UNISIM;
 \overline{28}
      -- use UNISIM. VComponents. all;
 29
30
      entity decryption is
 \frac{31}{32}
        port (
           clk : in std_logic;
reset : in std_logic;
en_in : in std_logic;
          clk
 3\overline{3}
 34
35
           inputs : in std_logic_vector (159 downto 0);
 36
37
38
           outputs : out std_logic_vector (159 downto 0);
           en_out : out std_logic
 40
      end decryption;
 41
 42
      {\bf architecture} \ {\tt rtl} \ {\bf of} \ {\tt decryption} \ {\bf is}
 43
 \tilde{44}
         type states is (IDLE, SEND_TO_PM_T, RECV_FROM_PM_T, SEND_TO_DOB,
 45
                     RECV_FROM_DOB, SEND_TO_SEQ, RECV_FROM_SEQ,
 46
                     SEND_TO_PM_S, RECV_FROM_PM_S, SEND);
 47
 4\dot{8}
        component private_matrix_s
 \tilde{49}
           port (
 50
             clk
                        : in std_logic;
 \frac{51}{52}
                       : in std_logic;
: in std_logic;
             reset
              en_in
 5\overline{3}
                       : in std_logic_vector (4 downto 0);
: in std_logic_vector (4 downto 0);
             input
 54
             cnt
                       : out std_logic_vector (159 downto 0);
: out std_logic
 55
              output
 56
              en_out
 57
58
         end component;
 59
 <u>60</u>
         component dobbertin_rom
                                          -- defining the Dobbertin component
 61
                                 -- in the decryption top level
 62
           port (
 6\bar{3}
                           : in std_logic_vector (12 downto 0);
             clk,reset,en_in : in std_logic;
db : out std_logic_vector(12 downto 0);
en_out : out std_logic
 64
 65
 66
 67
68
         end component;
 69
 70
71
72
73
74
75
76
77
78
         component sequencer
          port (
               clk
                             : in std_logic;
                reset
                         : in std_logic;
: in std_logic;
                en_in
                input_seq : in std_logic_vector (159 downto 0);
                            : out std_logic;
                en_out
                output_seq : out std_logic_vector (159 downto 0)
         end component;
 80
         signal state, next_state : states;
 \begin{array}{c} 82 \\ 83 \end{array}
           -signal \ dec\_input \qquad : \ std\_logic\_vector \ (159 \ downto \ 0) \, ;
                                 : std_logic_vector (159 downto 0);

: std_logic_vector (159 downto 0);

: std_logic_vector (159 downto 0);

: std_logic_vector (159 downto 0);
         signal dec_output
 84
         signal result_pmt
 85
         signal result_pms
 86
         signal result_seq
 87
                                 : std_logic_vector (159 downto 0);
         signal seq_in
 88
         signal dob_vector_in
                                    : std_logic_vector (12 downto 0);
 89
         signal dob_vector_out : std_logic_vector (12 downto 0);
 90
         signal count_t
                                    : std_logic_vector (4 downto 0);
                                                                                         -- counter private_matrix t
 91
                                    : std_logic_vector (4 downto 0);
         signal count_s
                                                                                         -- counter private_matrix s
 92
         signal shift_pmt
                                    : std_logic_vector (4 downto 0);
 93
         signal shift_pms
                                    : std_logic_vector (4 downto 0);
 94
         signal en_in_pm_t
                                    : std_logic;
 95
                                    : std_logic;
         signal en_in_pm_s
 96
         signal en_in_dob
                                    : std_logic;
 97
         signal en_in_seq
                                    : std_logic;
 98
         signal en_out_seq
                                    : std_logic;
 99
         {\tt signal \ en\_out\_pm\_t}
                                    : std_logic;
100
         signal en_out_pm_s
                                    : std_logic;
         signal en_out_dob
                                    : std_logic;
102
103
104 DR: DOBBERTIN_ROM
                                    -- initializing the Dobbertin
```

```
\begin{array}{c} 105 \\ 106 \end{array}
                                     -- ROM component in the decryption
                                          circuit
107
          port map(
            108
          clk
109
110
111
\overline{112}
113
114
          );
115
116
          PM_T: PRIVATE_MATRIX_S
                                              -- initializing the Private Matrix
                                -- (T) component in the decryption
-- circuit
\frac{117}{118}
119
         port map(
           clk => clk,
120
121
                      => reset ,
=> en_in_pm_t ,
=> shift_pmt ,
             {\tt reset}
122
             en_in
123
            input
           cnt => count_t,
output => result_pmt,
en_out => en_out_pm_t
124
125
126
\frac{120}{127} \frac{128}{128}
129
         SEQ: SEQUENCER
                                               - initilizing the sequencer
130
                                  -- component in the decryption
\frac{131}{132}
                                     -- c i r c u i t
1\overline{3}\overline{3}
         port map(
          clk
             clk => clk,
reset => reset,
en_in => en_in_seq,
134
135
136
137
            input\_seq => seq\_in,
138
            en_out => en_out_seq ,
139
             output_seq => result_seq
140
\frac{141}{142}
                                 PM_S: PRIVATE_MATRIX_S
143
144
145
         port map(
                     => clk,
146
           clk
                       => reset ,
=> en_in_pm_s ,
=> shift_pms ,
147
             reset
148
             en_in
           input => shift_
cnt => count_s,
149
150
            output => result_pms,
en_out => en_out_pm_s
\frac{151}{152}
          e.
);
15\overline{3}
154
155
          running: process (clk, en_in)
          begin

if (clk'event and clk = '1') then

if (reset = '1') then
156
157
158
                 state <= IDLE;
160
161
              elsif (en_in = '1') then
162
                 state <= next_state;
163
164
              end if;
165
             end if;
          end process;
166
\frac{167}{168}
          output_dec: process (clk,en_in,state)
          begin
170
            if (clk'event and clk = '1') then
171
172
173
174
               if (reset = '1') then
  dob_vector_in <= (others => '0');
                  -- dec_input <= (others => '0');
dec_output <= (others => '0');
                 result_pmt <= (others => '0');
result_pms <= (others => '0');
176
                  result_seq <= (others => '0');

outputs <= (others => '0');

shift_pmt <= (others => '0');

shift_pms <= (others => '0');
\frac{177}{178}
179
180
                  en_out <= '0';
en_in_dob <= '0';
181
182
183
                 en_in_pm_t <= '0';
en_in_pm_s <= '0';
184
                 en_out_dob <= '0';
en_out_seq <= '0';
en_in_seq <= '0';
186
187
                  count_t <= (others => '0');
```

```
\frac{189}{190}
                  count_s <= (others => '0');
191
                  seg in <= (others => '0'):
192
193
194
                elsif (en_in = '1') then
195
                  case (state) is
196
                     when IDLE =>
198
                         - dec_input <=
                               199
                        en_in_pm_t <= '0';
if (count_t <= "11111") then
200
201
                          count_t <= (others => '0');
                        end if;
203
204
\overline{205}
                     when SEND_TO_PM_T =>
\bar{206}
                        in_in_pm_t <= '1';
if (count_t = "11111" and en_out_pm_t = '1') then</pre>
\bar{207}
\frac{208}{209}
                          null;
                        else
\bar{2}10
                          shift\_pmt <= inputs \ ((4 + (conv\_integer(count\_t)*5)) \ \textbf{downto} \ (0 + (conv\_integer(count\_t)*5)))
211 \\ 212 \\ 213
                           if (en_out_pm_t = '1') then
                             count_t <= count_t + 1;
                          end if;
214
215
216
217
218
                       end if:
                     when RECV_FROM_PM_T =>
                        {f case} (result_pmt) is
\overline{2}\overline{1}\overline{9}
                          when (
                                220
221
222
223
                             null;
                          when others =>
                             en_in_dob <= '1';
                        end case:
\overline{224}

  \begin{array}{r}
    225 \\
    226 \\
    227
  \end{array}

                     when SEND_TO_DOB =>
                        en_in_pm_t <= '0';
en_in_dob <= '1';
\frac{228}{228}
                        dob_vector_in(5 \ downto \ 0) \le result_pmt(5 \ downto \ 0);
\bar{2}\bar{2}\bar{9}
                        dob\_vector\_in(6) \le result\_pmt(10);
dob\_vector\_in(7) \le result\_pmt(15);
230
231
232
233
                        dob_vector_in(8) <= result_pmt(20);
                        dob_vector_in(9) <= result_pmt(25);
                        \begin{array}{l} \texttt{dob\_vector\_in}\,(10) \ <= \ \texttt{result\_pmt}\,(30)\,; \\ \texttt{dob\_vector\_in}\,(11) \ <= \ \texttt{result\_pmt}\,(35)\,; \end{array}
234
235
236
237
238
                        dob_vector_in(12) <= result_pmt(40);
                     when RECV_FROM_DOB =>
                        if (en\_out\_dob = '1') then
\frac{239}{239}
                          seq_in <= result_pmt;
240
241
242
243
                          case (dob_vector_out) is
                            when "ZZZZZZZZZZZZzz" =>
                                null;
\bar{2}44
                             \quad \text{when others} \; \Longrightarrow \;
245
                                seq_in(5 downto 0) <= dob_vector_out(5 downto 0);</pre>
246
247
248
249
                                seq_in(10) \le dob_vector_out(6);
                                seq_in(15) \le dob_vector_out(7);
                                {\tt seq\_in} \; (\, 2\, 0\, ) \; <= \; {\tt dob\_vector\_out} \; (\, 8\, ) \; ;
                                seq_in(25) \le dob_vector_out(9);
250
251
252
253
254
                                seq_in(30) \le dob_vector_out(10);
                                seq_in(35) <= dob_vector_out(11);
                                \operatorname{seq\_in}(40) \le \operatorname{dob\_vector\_out}(12);
                                 -e n_-o u t_-d o b  <= '0';
                          end case;
\frac{254}{256}
                       end if:
257
258
259
                     when SEND_TO_SEQ =>
                        en_in_seq <= '1';
en_in_dob <= '0';
260
                     when RECV_FROM_SEQ =>
261
                        en_in_seq <= '0';
\frac{262}{263}
                     when SEND_TO_PM_S \Rightarrow
                        in _______s <= '1';
if (count_s = "11111" and en_out_pm_s = '1') then</pre>
\bar{2}64
265
                          null:
\bar{2}66
                        else
267
                          shift_pms <= result_seq(((4+(conv_integer(count_s)*5))) downto (0+((conv_integer(count_s)*5)))
                                )*5)));
```

```
\frac{268}{269}
                        if (en_out_pm_s = '1') then
                          count_s \le count_s + 1;
270
271
272
273
274
275
276
277
278
279
                        end if:
                      end if;
                   when RECV_FROM_PM_S =>
                      en_in_pm_s <= '0';
dec_output <= result_pms;</pre>
                   when SEND =>
                      outputs <= dec_output;
                   when others =>
280
281
                      null:
                end case;
282
283
284
              \quad \mathbf{end} \quad \mathbf{i} \ \mathbf{f} \ ;
           end if;
         end process;
\frac{5}{285}
286
         -- calculates next state
287
288
         next_state_dec: process(state,count_t,en_out_pm_t,
\frac{5}{289}
                        en_out_seq , count_s , en_out_pm_s)
\bar{2}90
         begin
\bar{2}91
           next_state <= state:
292
293
            case (state) is
\frac{294}{294}
\frac{5}{295}
\bar{296}
              when IDLE =>
297
                next_state <= SEND_TO_PM_T;
297
298
299
              -- receives data from private matrix only when
              -- counter reaches 31, when the private matrix is done
-- processing the 160 bit data
300
301
302
              when SEND_TO_PM_T =>
303
                if (count_t = 31 \text{ and } en_out_pm_t = '1') then
304
                      next_state <= RECV_FROM_PM_T;
305
                   else
306
                     next_state <= SEND_TO_PM_T;
307
308
309
310
311
              -- if the data is not valid, new data is being imported -- and the state machine moves back to IDLE.
              -- else, send data to dobbertin ROM when RECV_FROM_PM_T =>
3\bar{1}\bar{3}
314
315
                 case result_pmt is
                   316
317
318
                      next_state <= IDLE:
                   when others =>
                     next_state <= SEND_TO_DOB;
319
320
3\overline{2}1
              when SEND TO DOB =>
3\overline{2}\overline{2}
                   next_state <= RECV_FROM_DOB;
323
324
325
              \mathbf{when} \ \ \mathrm{RECV\_FROM\_DOB} \ \Longrightarrow
                 next_state \le SEND_TO_SEQ;
3\bar{2}6
              when SEND_TO_SEQ =>
328
329
330
331
332
                case (en_out_seq) is
                  when '0' =>
                     \label{eq:control_SEQ} \begin{array}{ll} \text{next\_state} & <= & \text{SEND\_TO\_SEQ} \,; \end{array}
                   when '1' =>
                     next_state <= RECV_FROM_SEQ;
333
                   \quad \text{when others} \; \Longrightarrow \;
334
335
336
                      \texttt{next\_state} \; <= \; \mathtt{IDLE} \,;
                end case;
\frac{337}{338}
              when RECV_FROM_SEQ =>
                 next_state <= SEND_TO_PM_S;
339
340
              when SEND_TO_PM_S =>
                if (count_s = 31 and en_out_pm_s = '1') then
341
                   next\_state \le RECV\_FROM\_PM\_S;
342
                 else
343
                   next_state <= SEND_TO_PM_S;
344
345
346
                end if;
              when BECV FROM PM S =>
347
                case result_pmt is
  when ("
348
```

```
") =>
\begin{array}{c} 349 \\ 350 \\ 351 \\ 352 \\ 353 \\ 354 \\ 355 \\ 356 \\ 357 \\ 358 \\ 360 \\ \end{array}
                               next_state <= IDLE;
                           when others =>
                              next_state <= SEND;
                       end case;
                    when SEND \Longrightarrow
                        next_state <= IDLE;
                    when others \Rightarrow
                      next_state <= IDLE;
                 end case:
361
             end process:
362
363
364
         \mathbf{end} \quad \mathtt{rtl} \; ; \\
```

Listing A.5: Private Matrix

```
library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
 \frac{5}{4}
      use IEEE.STD_LOGIC_ARITH.ALL:
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
 6
7
8
9
      entity private_matrix_s is
        port (
           clk
                  : in std_logic;
           reset : in std_logic;
en_in : in std_logic;
10
11
           cnt : in std_logic_vector (4 downto 0);
           input : in std_logic_vector (4 downto 0);
output : out std_logic_vector (159 downto 0);
en_out : out std_logic
12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17
           ):
      end private_matrix_s;
18
19
      architecture rtl of private_matrix_s is
20
21
22
23
24
25
26
27
28
29
         type priv_state is (IDLE,ANDOP,XORING,SYNC,PUSH_OUT);
         signal rom_001
                                             std_logic_vector (4 downto 0);
         signal rom_002
                                            std_logic_vector (4 downto 0);
                                            : std_logic_vector (4 downto 0);
: std_logic_vector (4 downto 0);
         signal and_rom_in_1

    \begin{array}{r}
      \hline
      30 \\
      31 \\
      32 \\
      33 \\
      34 \\
      35 \\
      36 \\
      37 \\
      38 \\
      39 \\
   \end{array}

         signal and_rom_in_2
         signal tmp
                                   : std_logic_vector(159 downto 0);
                                      : integer range 0 to 4 := 0;
         signal count_xor
         signal matr_xor
                                    : std_logic_vector(159 downto 0);
         signal sync_xor
                                    : std_logic_vector(159 downto 0);
40
                                      : std_logic;
         signal enable out
\tilde{41}
         signal state, next_state : priv_state;
42
43
44
         signal register_x
                                      : std_logic_vector (159 downto 0);
45
         sync_run: process(clk,en_in,enable_out,register_x)
46
47
         begin
           if (clk'event and clk = '1') then
\begin{array}{c} 48 \\ 49 \\ 50 \\ 51 \\ 52 \end{array}
             if (reset = '1') then
               output <= (others => '0');
                 en_out <= ',0';
                 state <= IDLE;
53
54
55
                 -- \quad \textit{cnt} \; <= \; (\; \textit{others} \; \Rightarrow \; '0 \; ') \; ;
              -count\_xor \le 0;
elsif (en_in = '1') then
56
                state <= next_state;
                 en_out <= enable_out;
if (cnt = "11111" and enable_out = '1') then
57
58
59
                   output <= register_x;
60
                 end if:
61
              end if:
           end if;
63
         end process;
```

```
6\underline{4}
       65
                                                    -- output_dec is made synchronous, so that all signals remember their -- value at all times when not set again
        66
        67
                                                     output_dec: process (clk, state, cnt)
        68
                                                     begin
       69
70
                                                                    if (clk'event and clk = '1') then
       71
72
73
74
75
76
77
                                                                                if (reset = '1') then
                                                                                                            output <= (others => '0');
                                                                                                 enable_out <=
                                                                                                                                                                                                 'o ':
                                                                                                 count\_xor <= 0;
                                                                                              tmp <= (others => ``0");
                                                                                              matr_xor <= (others => '0');
sync_xor <= (others => '0');
       78
79
80
                                                                                              register_x <= (others => '0');
                                                                                                and_{rom_in_1} <= "00000";
        81
        83
        84
                                                                                          rom_001 <= "00000";
        85
        86
        89
                                                                                  elsif (en_in = '1') then
       90
        91
                                                                                           case (state) is
        93
                                                                                                           when IDLE \Rightarrow
       94
       95
                                                                                                                          -- makes sure that en_out port is set to '0'
       96
                                                                                                                        enable_out <= '0';
                                                                                                                          --output <= (others => '0');
         98
       99
                                      \texttt{rom\_001}(4) \mathrel{<=} ( \ \textbf{not} \ \texttt{cnt}(2) \ \textbf{and} \ \texttt{cnt}(1) \ \textbf{and} \ \texttt{cnt}(0)) \ \textbf{or} \ (\texttt{cnt}(4) \ \textbf{and} \ \ \textbf{not} \ \texttt{cnt}(3) \ \textbf{and} \ \ \textbf{not} \ \texttt{cnt}(2) \ \textbf{and} \ \texttt{cnt}(3) \ \textbf{ord} \ \texttt{cnt}(4) \ \textbf{
100
                                                                          not cnt(4) and not cnt(3) and cnt(1) and cnt(0)) or (cnt(4) and not cnt(1) and not cnt(0)) or
                                                                                                            (cnt(4)
101
                                                                           \textbf{and} \ \operatorname{cnt}(3) \ \textbf{and} \ \operatorname{cnt}(1) \ \textbf{and} \ \operatorname{cnt}(0)) \ \textbf{or} \ ( \ \textbf{not} \ \operatorname{cnt}(4) \ \textbf{and} \ \operatorname{cnt}(3) \ \textbf{and} \ \operatorname{cnt}(1) \ \textbf{and} \ \textbf{not} \ \operatorname{cnt}(0)) \ \textbf{or} \ ( \ \textbf{not} \ \operatorname{cnt}(4) \ \textbf{and} \ \text{ont} \ \text{cnt}(4) \ \textbf{and} \ \text{ont}(4) \ \textbf{and} \ \text{ont}(
                                                                                                                  cnt(2)
102
                                                                          and not cnt(1) and not cnt(0);
 103
 104
                                      \verb|rom_001(3)| <= ( \verb|not| cnt(4) | \verb|and | \verb|not| cnt(3) | \verb|and | \verb|not| cnt(2) | \verb|and| cnt(0)) | \verb|or| ( \verb|not| cnt(4) | and| cnt(3) | and cnt(
105
                                                                    and not \operatorname{cnt}(0)) or ( not \operatorname{cnt}(4) and not \operatorname{cnt}(2) and \operatorname{cnt}(1) and \operatorname{cnt}(0)) or ( not \operatorname{cnt}(2) and not \operatorname{cnt}(1) and \operatorname{not}(1)) or ( \operatorname{cnt}(4) and \operatorname{not}(1)) or ( \operatorname{not}(1)) and \operatorname{not}(1)) or ( \operatorname{not}(1)) or ( \operatorname{not}(1)) or ( \operatorname{not}(1)) and \operatorname{not}(1)) or ( 
106
                                                                                                  (2)
107
                                                                          and not cnt(1);
109
                                        rom_001(2) \le (cnt(3) \text{ and } cnt(2) \text{ and } not \ cnt(0)) \text{ or } (cnt(4) \text{ and } cnt(2) \text{ and } not \ cnt(1) \text{ and } cnt(0)) \text{ or } (cnt(4) \text{ and } cnt(2) \text{ and } not \ cnt(1) \text{ and } cnt(0))
110
                                                                          not cnt(3) and cnt(2) and cnt(1)) or (cnt(4) and not cnt(2) and cnt(1) and cnt(0)) or ( not cnt
                                                                                                        (3)
111
                                                                          and \operatorname{not} \operatorname{cnt}(2) and \operatorname{cnt}(0)) or (\operatorname{cnt}(4) and \operatorname{not} \operatorname{cnt}(3) and \operatorname{not} \operatorname{cnt}(2) and \operatorname{not} \operatorname{cnt}(1)) or (\operatorname{not} \operatorname{cnt}(4) and \operatorname{not} \operatorname{cnt}(3)
112
                                                                          and cnt(1) or ( not cnt(4) and cnt(2) and not cnt(0));
113
 114
                                      and cnt(0)) or ( not cnt(4) and cnt(2) and cnt(1) and cnt(0)) or (cnt(4) and not cnt(3) and not cnt(3) and cnt(1)
 115
116
                                                                          and not cnt(0)) or (cnt(4) and not cnt(3) and not cnt(2) and not cnt(0)) or (cnt(4) and cnt(3) and cnt(2)
                                                                          and cnt(1) and not cnt(0)) or ( not cnt(3) and not cnt(2) and not cnt(1)) or ( not cnt(4) and cnt(3) and cnt(2)
and not cnt(1)) or ( not cnt(4) and cnt(3) and not cnt(2) and cnt(1)) or (cnt(4) and not cnt
117
118
                                                                                                           (2) and not cnt(1));
119
120
                                      \texttt{rom\_001}(0) \mathrel{<=} ( \ \textbf{not} \ \texttt{cnt}(3) \ \textbf{and} \ \texttt{cnt}(1) \ \textbf{and} \quad \textbf{not} \ \texttt{cnt}(0)) \ \textbf{or} \ ( \ \textbf{not} \ \texttt{cnt}(3) \ \textbf{and} \quad \textbf{not} \ \texttt{cnt}(2) \ \textbf{and} \quad \textbf{not} \ \texttt{cnt}(1) \ \textbf{or} \ \texttt{cnt}
                                                                             and cnt(0)) or (
121
                                                                    \operatorname{cnt}(4) and \operatorname{not} \operatorname{cnt}(2) and \operatorname{not} \operatorname{cnt}(1) and \operatorname{cnt}(0)) or (\operatorname{cnt}(4) and \operatorname{not} \operatorname{cnt}(3) and \operatorname{not} \operatorname{cnt}(1)) or (\operatorname{not} \operatorname{cnt}(4)
122
                                                                          and \operatorname{cnt}(3) and \operatorname{cnt}(2)) or (\operatorname{cnt}(3) and \operatorname{cnt}(2) and \operatorname{cnt}(1) and \operatorname{cnt}(0)) or ( not \operatorname{cnt}(4) and \operatorname{cnt}(3)
 123
                                                                          \mathbf{and}\quad\mathbf{not}\ \mathrm{cnt}\left(0\right))\ \mathbf{or}\ \left(\ \mathbf{not}\ \mathrm{cnt}\left(2\right)\ \mathbf{and}\ \mathrm{cnt}\left(1\right)\ \mathbf{and}\quad\mathbf{not}\ \mathrm{cnt}\left(0\right)\right);
  1\overline{24}
  125
  126
 \frac{127}{128}
 \bar{1}\bar{2}\tilde{9}
                                                                                                             when ANDOP \Longrightarrow
 130
                                                                                                                        -- makes the logical and operation between the input
  131
                                                                                                                            -- value and the stored value inside the respective
 132
                                                                                                                            __ ROM
  133
                                                                                                                            and_rom_in_1 <= rom_001 and input;
 134
```

```
\frac{135}{136}
137
                   when XORING =>
                      -- the actual bit-by-bit xor operation
139
                      tmp(0) <= and_rom_in_1(count_xor);</pre>
140
141
                      matr_xor(0) \le and_rom_in_1(count_xor+1) xor tmp(0);
142
144
                      if not (count\_xor = 3) then
145
146
                         count_xor <= count_xor + 1;</pre>
                      end if:
147
148
                   when SYNC =>
149
                        - sets the xor counter to 0
150
                      count\_xor <= 0;
151 \\ 152
                      -- keep synchronization of the xor'ed bits if (cnt = "00000") then
153
                         sync_xor <= matr_xor;</pre>
154
155
                         enable_out <= '1';

    does the last xor step between the previous
    and the current 5 bit input vector

156
157
158
                      else
159
160
                         sync_xor <= matr_xor xor sync_xor;
161
                         \verb|enable_out| <= \ '1';
162
                      end if:
\overline{163}
164
                   when PUSH_OUT =>
                      -- pushes out the processed vector on output enable_out <= '1';
165
166
167
                      \texttt{register\_x} \; <= \; \texttt{sync\_xor} \; ;
168
169
                   when others =>
170
171
172
173
                       enable_out <= '0';
                      {\tt rom\_001} \; <= \; (\, {\tt others} \; => \; \, `0 \, `) \; ;
174
175
176
                 end case;
177
178
              end if;
           end if:
         end process;
180
181
182
         next_state_dec: process (state,input,cnt,count_xor)
         begin
183
            next_state <= state;
184
            case (state) is
185
             when IDLE =>
               -- makes sure that rom has the correct value
-- as to the running time given by signal cnt
186
187
188
                next_state <= ANDOP:
              when ANDOP \Longrightarrow
190
                 next_state <= XORING;
191
              when XORING =>
192
                if (count\_xor < 3) then
193
                   next_state <= XORING;
194
                 else
195
                  next_state <= SYNC;
196
                 end if;
197
              when SYNC =>
if (cnt = "11111") then
198
199
                   next_state <= PUSH_OUT;
200
                 else
201
                   next_state <= IDLE;
\frac{1}{202}
                end if;
\bar{2}\bar{0}\bar{3}
              when PUSH_OUT =>
204
                next_state <= IDLE;
205
              when others =>
206
              next_state <= IDLE;
\bar{207}
            end case;
\frac{508}{208}
         end process;
     end rtl;
```

Listing A.6: Dobbertin ROM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;
```

```
5
6
7
8
9
10
        entity Dobbertin ROM is
            port (
11
12
                                       : in std_logic_vector (12 downto 0);
                {\tt clk} \;, {\tt reset} \;, {\tt en\_in} \; : \; {\tt in} \; \; {\tt std\_logic} \; ;
\frac{13}{14}
                                : out std_logic_vector(12 downto 0);
                db
                en_out
                                            : out std_logic
\begin{array}{c} 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \end{array}
        end Dobbertin_ROM:
        architecture rtl of Dobbertin_ROM is
        begin
            process(clk, reset, en_in)
            begin
23
24
25
26
                 if(clk'event and clk = '1') then
                    if (reset = '1') then
                       db <= (others => '0');
                    ab <= (others => '0');
en_out <= '0';
elsif (en_in = '1') then
en_out <= '1';
db(12) <= ( not z(12) and not z(11) and not z(10) and not z(9) and z(8) and not z(7) and
z(6) and z(4) and not z(3) and not z(0)) or ( .... and z(10) and not z(9) and not
z(7)</pre>
\frac{20}{27} \frac{28}{28}
29
30
                             \  \, \text{and} \  \, z\left(6\right) \  \, \text{and} \  \, z\left(5\right) \  \, \text{and} \quad \text{not} \  \, z\left(4\right) \  \, \text{and} \  \, z\left(3\right) \  \, \text{and} \  \, z\left(1\right) \  \, \text{and} \  \, z\left(0\right)\right);
\frac{31}{32}
                        else
                           en_out <= '0':
\overline{33}
                    end if;
34
                end if;
35
            end process;
        end rtl;
```

Listing A.7: Sequencer

```
\frac{1}{2}
         Company: NTNU
 \frac{5}{4}
     -- Engineer: Stig Fjellskaalnes
\begin{array}{c} 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \end{array}
                              11:26:53 10/22/2008
     -- Design Name:
                              sequencer - Behavioral
     -- Module Name:
     -- Project Name:
      -- Target Devices:
\frac{11}{12}
      -- Description:
13
14
15
16
17
18
19
20
21
22
23
24
     -- Dependencies:
     -- Revision:
     -- Revision 0.01 - File Created
     -- Additional Comments:
     library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD_LOGIC_ARITH.ALL:
     use IEEE.STD LOGIC UNSIGNED.ALL:
\frac{25}{26}
\frac{25}{27}
          - Uncomment the following library declaration if instantiating
     -— any Xilinx primitives in this code.
--library UNISIM;
28
29
30
     -- use UNISIM. VComponents. all;
     entity sequencer is
\begin{array}{c} 31 \\ 32 \\ 33 \\ 34 \\ 35 \end{array}
          port (
             clk
                          : in std_logic;
             reset
                          : in std_logic;
: in std_logic;
             en_in
             input\_seq : in
                                   std_logic_vector (159 downto 0);
36
37
38
                          : out std_logic;
             e\,n\,\_o\,u\,t
             output_seq : out std_logic_vector (159 downto 0)
     end sequencer;
40
\frac{41}{42}
     architecture Behavioral of sequencer is
43
        component master_rom
\tilde{44}
           port (
45
             clk, reset, en_in : in std_logic;
46
                            : in std_logic_vector (9 downto 0); -- address bus
```

```
counter : in std_logic_vector (4 downto 0);
 \begin{array}{c} 47 \\ 48 \end{array}
                                 : out std_logic_vector (4 downto 0) -- data bus
              db
 \tilde{49}
 50
         end component;
 51
 52
53
         signal reg_in , reg_out : reg_input;
 54
         signal counter_1 : std_logic;
 55
                                 : std_logic_vector (4 downto 0);
: std_logic_vector (4 downto 0);
: std_logic_vector (4 downto 0);
 56
 57
58
         signal counter_2
         signal mux31_out
         signal mux2_out,sync_mr : std_logic_vector (4 downto 0);
signal to_master : std_logic_vector (9 downto 0);
signal from_master : std_logic_vector (4 downto 0);
signal en_out_mux : std_logic;
 59
 61
 62
63
          signal state , next_state : states;
 64
 65
 66
       begin
 67
68
         MA_R: master_rom
                                        -- initializing the master rom
 69
                                 -- component in the sequencer
 70
71
72
73
74
75
76
77
78
                                 -- circuit
         port map(
           clk => clk,
reset => res
            reset => reset,
counter => counter_2,
en.in
             \begin{array}{lll} \operatorname{en\_in} & \Rightarrow & \operatorname{en\_out\_mux} \;, \\ \operatorname{en\_out} & \Rightarrow & \operatorname{en\_out\_mar} \;, \\ \operatorname{z} & \Rightarrow & \operatorname{to\_master} \;, \end{array}
            en_in
            db
                        => from_master
 ġŏ
         sec_run : process (clk, en_in, counter_1, counter_2)
 82
 8\overline{3}
 84
         if (clk'event and clk = '1') then
if (reset = '1') then
 85
              state <= IDLE;
 87
 88
 89
           elsif (en_in = '1') then
 9ŏ
              state <= next_state;
 92
            end if;
 93
         \quad \mathbf{end} \quad \mathbf{if} \; ;
 94
 95
         end process;
 96
 97
          output_dec: process(clk,en_in,state)
 98
 99
100
            if (clk'event and clk = '1') then
101
              if (reset = '1') then
103
                reg_in(0) <= (others => '0');
104
                 reg_in(1) <= (others => '0');
105
                  reg_in(2) <= (others => '0');
                 reg_in(3) <= (others => '0');
106
107
                 reg_in(4) <= (others => '0');
108
                 reg_in(5) <= (others => '0');
109
                  \mbox{regin} \; (\, 6 \, ) \; <= \; (\, {\bf others} \; => \; \, '0 \, ') \; ; \\
110
                 reg_in(7) \ll (others \Rightarrow '0');
111
                 reg_in(8) <= (others => '0');
                 reg_in(9) <= (others => '0');
113
                  reg_in(10) <= (others => '0');
114
                  reg_in (11) <= (others => '0');
115
                 reg_in(12) <= (others => '0');
116
                 reg_in (13) <= (others => '0');
                 reg_in (14) <= (others => '0');
118
                  reg_in(15) <= (others => '0');
\frac{119}{120}
                  reg_in(16) <= (others => `0');
                  reg_{in}(17) \le (others => '0');
121
                  reg_in(18) <= (others => '0');
122
                 reg_in (19) <= (others => '0');
123
                  reg_in(20) <= (others => '0');
124
                  reg_in(21) <= (others => '0');
125
                  reg_in(22) <= (others => '0');
126
                  reg_in (23) <= (others => '0');
127
                  reg_in (24) <= (others => '0');
128
                  reg_in(25) <= (others => '0');
\frac{129}{130}
                  reg_in(26) <= (others => '0');
                  reg_in(27) \le (others => '0');
```

```
\frac{131}{132}
                  \mbox{reg\_in} \; (\, 2\, 8\, ) \; <= \; (\, \mbox{\bf others} \; \Rightarrow \; \, \, '0 \; ') \; ;
                  \mbox{reg\_in} \; (\, 2\, 9\, ) \; <= \; (\, {\bf others} \; => \; \, `0 \, `) \; ; \\
1\overline{3}\overline{3}
                  reg_in(30) <= (others => '0');
134
                  reg_in (31) <= (others => '0');
                 to_master <= (others => '0');
en_out <= '0';
135
136
137
                  sel <= '0';
138
                  en_out_mux <= '0';
                  mux31_out <= (others => '0');
140
                  sync_mr <= (others => '0');
141
                  mux2_out <= (others => '0');
                                                       '',0');
                 --from_master <= (others => '0 output_seq <= (others => '0');
reg_out <= reg_in;
142
143
1\overline{44}
                 counter_1 <= "00000";
counter_2 <= "00000";
145
146
147
148
               elsif (en_in = '1') then
149
                 case (state) is
150
                    when IDLE =>
151
                       reg_in(0) \le input_seq(4 downto 0);
152
                       reg_in(1) \le input_seq(9 downto 5);
                       reg_in(2) <= input_seq(14 downto 10);
reg_in(3) <= input_seq(19 downto 15);
153
154
155
                       reg_in(4) \le input_seq(24 downto 20);
156
                       reg_in(5) <= input_seq(29 downto 25);
157
                       reg_in(6) \le input_seq(34 \text{ downto } 30);
158
                       reg_in(7) \le input_seq(39 \text{ downto } 35);
                       reg_in (8) <= input_seq (44 downto 40);
159
160
                       reg_in (9) <= input_seq (49 downto 45);
\bar{1}61
                       reg_in(10) \le input_seq(54 downto 50);
162
                       reg_in(11) \le input_seq(59 downto 55);
163
                       reg_in(12) \le input_seq(64 \text{ downto } 60);
164
                       reg_in(13) \le input_seq(69 \text{ downto } 65);
                       reg_in(14) <= input_seq(74 downto 70);
166
                       reg_in(15) <= input_seq(79 downto 75);
167
                       reg_in(16) \le input_seq(84 \text{ downto } 80);
168
                       reg_in(17) \le input_seq(89 \text{ downto } 85);
169
                       reg_in(18) <= input_seq(94 downto 90);
170
                       reg_in (19) <= input_seq (99 downto 95);
171 \\ 172
                       reg_in(20) <= input_seq(104 downto 100);
                       reg_in(21) \le input_seq(109 downto 105);
173
174
                       reg_in(22) \le input_seq(114 \text{ downto } 110);
                       reg_in(23) \le input_seq(119 downto 115);
                       reg_{in}(24) \le input_{seq}(124 \text{ downto } 120);
176
                       reg_in (25) <= input_seq (129 downto 125);
177
                       reg_{in}(26) \le input_{seq}(134 \text{ downto } 130);
\frac{178}{179}
                       reg_in(27) \le input_seq(139 \text{ downto } 135);
                       reg_in(28) \le input_seq(144 \text{ downto } 140);
180
                       reg_in (29) <= input_seq (149 downto 145);
181
                       reg_in(30) <= input_seq(154 downto 150);
                       reg_in(31) <= input_seq(159 downto 155);
sel <= '0';
en_out <= '0';
182
183
184
185
186
                    when MUX2_SEL =>
187
                       counter_1 <= counter_1 + 1;</pre>
                       case (sel) is
  when '1' => mux2_out <= sync_mr;
  when '0' => mux2_out <= reg_in(0);
  when others => mux2_out <= (others => 'Z');
188
189
190
191
192
                       end case;
193
194
                    when SEND_TO_MASTER =>
                       sel <= '1';
to_master (9 downto 5) <= mux2_out;
195
196
197
                       to_master (4 downto 0) <= mux31_out;
198
199
                    when RECV MR. =>
200
                       svnc_mr <= from_master:
201
202
                    when MUX31_SEL =>
203
\frac{504}{204}
                       case (counter_1) is
when "00001" =>
205
206
                           mux31_out <= reg_in(1);
                          en_out_mux <= '1';
when "00010" =>
207
208
\overline{209}
                           mux31\_out \le reg\_in(2);
210
211
212
                          en_out_mux <= '1';
when "00011" =>
                           mux31_out <= reg_in(3);
213
214
                         en_out_mux <= '1';
when "00100" =>
```

```
\frac{215}{216}
                                     mux31\_out <= reg\_in(4);
                                 en_out_mux <= '1';
when "00101" =>
217
218
219
220
                                     mux31_out <= reg_in(5);
                                 en_out_mux <= '1';
when "00110" =>
\frac{220}{221}
                                     \verb|mux31_out| <= |\verb|reg_in|(6);
\overline{2}\overline{2}\overline{2}
                                 en_out_mux <= '1';
when "00111" =>
223
224
225
226
                                     mux31_out <= reg_in(7);
                                 en_out_mux <= '1';
when "01000" =>
\bar{2}\bar{2}\bar{7}
                                     mux31_out <= reg_in(8);
\frac{1}{228}
                                 en_out_mux <= '1';
when "01001" =>
229
230
231
                                    mux31\_out <= reg\_in(9);
                                 en_out_mux <= '1';
when "01010" =>
\frac{1}{232}
233
234
235
236
                                 mux31.out <= reg_in (10);
en_out_mux <= '1';
when "01011" =>
                                    \verb|mux31_out| <= \verb|reg_in|(11);
\bar{2}\bar{3}\bar{7}
                                 en_out_mux <= '1';
when "01100" =>
\overline{238}
\overline{2}\widetilde{3}\widetilde{9}
                                     mux31_out <= reg_in(12);
\frac{240}{241}
                                 en_out_mux <= '1';
when "01101" =>
\bar{2}4\bar{2}
                                     \verb"mux31_out" <= \verb"reg_in" (13);
243
244
245
246
                                 en_out_mux <= '1';
when "01110" =>
                                     mux31_out <= reg_in(14);
                                 en_out_mux <= '1';
when "01111" =>
247
248
                                     mux31_out <= reg_in(15);
249
250
251
252
                                 en_out_mux <= '1';
when "10000" =>
                                     \verb"mux31_out <= \verb"reg_in" (16);
                                 en_out_mux <= '1';
when "10001" =>
\overline{253}
254
255
256
                                     mux31_out <= reg_in(17);
                                 en_out_mux <= '1';
when "10010" =>
\bar{2}\bar{5}\bar{7}
                                     mux31\_out \le reg\_in(18);
\overline{258}
                                 en_out_mux <= '1';
when "10011" =>
\frac{1}{260}
                                    mux31_out <= reg_in (19);
261
                                 en_out_mux <= '1';
when "10100" =>
\overline{262}
\frac{5}{263}
                                 mux31.out <= reg_in (20);
en_out_mux <= '1';
when "10101" =>
264
\frac{265}{266}
                                     mux31\_out <= reg\_in(21);
\frac{5}{267}
                                 en_out_mux <= '1';
when "10110" =>
\frac{5}{268}
269
270
271
272
273
274
275
276
277
278
                                     mux31\_out <= reg\_in(22);
                                 en_out_mux <= '1';
when "10111" =>
                                     \mathtt{mux31\_out} \ \mathrel{<=} \ \mathtt{reg\_in} \ (23) \ ;
                                 en_out_mux <= '1';
when "11000" =>
                                     mux31_out <= reg_in(24);
                                 en_out_mux <= '1';
when "11001" =>
                                     \verb"mux31_out" <= \verb"reg_in" (25);
279
280
                                 en_out_mux <= '1';
when "11010" =>
281
                                     mux31_out <= reg_in(26);
\tilde{282}
                                 en_out_mux <= '1';
when "11011" =>
\bar{283}
284
                                     mux31_out \le reg_in(27):
                                 en_out_mux <= '1';
when "11100" =>
285
286
287
288
                                    mux31\_out \le reg\_in(28);
                                 en_out_mux <= '1';
when "11101" =>
289
290
                                    mux31_out <= reg_in(29);
\bar{2}91
                                 en_out_mux <= '1';
when "11110" =>
\frac{5}{292}
293
                                    mux31\_out \le reg\_in(30);
294
                                 en_out_mux <= '1';
when "11111" =>
295
296
                                     mux31_out <= reg_in(31);
297
                                     en_out_mux <= '1';
\overline{298}
```

```
299
                          when others =>
300
                             en_out_mux <= ',0';
301
                             mux31\_out <= (others => 'Z');
                       end case;
303
304
                     when SYNC =>
305
                        reg_out(conv_integer(counter_2)) <= mux2_out;
if (counter_2 < "11111") then
counter_2 <= counter_2 + 1;</pre>
306
307
308
                        end if;
309
310
311
312
                     when PUSH =>
                        \verb"output_seq" (4 \  \, \mathbf{downto} \  \, 0) <= \ \verb"reg_out" (0);
                        output_seq(9 downto 5) <= reg_out(1);
313
                        output_seq(14 downto 10) <= reg_out(2);
314
315
316
317
318
                        output\_seq(19 \ downto \ 15) \le reg\_out(3);
                        output_seq(24 \text{ downto } 20) \le reg_out(4);
                        output_seq(29 downto 25) <= reg_out(5);
                        output_seq(34 \ downto \ 30) \le reg_out(6);
                        output_seq(39 downto 35) <= reg_out(7);
319
320
321
                        output_seq(44 downto 40) <= reg_out(8);
                        output\_seq(49 \ downto \ 45) \le reg\_out(9);
                        \begin{array}{lll} \mathtt{output\_seq} \left(54 & \mathbf{downto} & 50\right) <= \ \mathtt{reg\_out} \left(10\right); \\ \mathtt{output\_seq} \left(59 & \mathbf{downto} & 55\right) <= \ \mathtt{reg\_out} \left(11\right); \end{array}
3\overline{2}\overline{2}
323
                        output_seq(64 downto 60) <= reg_out(12);
324
325
326
                        output_seq(69 downto 65) <= reg_out(13)
                        output\_seq(74 \ downto \ 70) \le reg\_out(14)
                        output_seq(79 downto 75) <= reg_out(15);
3\overline{2}7
                        output_seq(84 downto 80) <= reg_out(16);
328
                        output_seq(89 downto 85) <= reg_out(17);
329
                        output_seq(94 downto 90) <= reg_out(18);
330
331
332
                        output\_seq(99 downto 95) \le reg\_out(19)
                        output_seq(104 downto 100) <= reg_out(20);
output_seq(109 downto 105) <= reg_out(21);
333
                        output_seq(114 downto 110) <= reg_out(22);
334
                        output_seq(119 downto 115) <= reg_out(23);
335
336
                        output\_seq(124 \text{ downto } 120) \le reg\_out(24);
                        output_seq(129 downto 125) <= reg_out(25);
output_seq(134 downto 130) <= reg_out(26);
337
338
                        output_seq(139 downto 135) <= reg_out(27);
339
                        output_seq(144 downto 140) <= reg_out(28);
340
                        output_seq(149 \text{ downto } 145) \le reg_out(29);
341
                       output_seq(154 downto 150) <= reg_out(30);
output_seq(159 downto 155) <= reg_out(31);
3\overline{42}
343
                        counter_2 <= "00000";
344
                        {\tt en\_out} \; <= \; \; ,1 \; ;
345
                  end case;
346
               end if:
347
            end if:
348
349
          end process;
350
351
          next_state_dec: process(state,counter_1,counter_2)
35\overline{2}
          begin
353
             next_state <= state;
354
            case (state) is
355
               when IDLE =>
                  case (counter_1) is
when "00000" =>
356
357
358
                       next_state <= MUX2_SEL;
359
360
                     when others =>
361
                       \texttt{next\_state} \; <= \; \texttt{MUX31\_SEL} \,;
362
                     end case:
363
               when MUX2_SEL =>
364
                 next_state <= SYNC;
365
               when SEND_TO_MASTER =>
366
                  next_state <= RECV_MR;
367
               when RECV_MR =>
368
                  next_state <= MUX2_SEL;
369
               when MUX31_SEL =>
                  n ext_state <= SEND\_TO\_MASTER;
370
\frac{371}{372}
               when SYNC =>
37\overline{3}
                  if (counter_2 = "11111") then
374
                     next_state <= PUSH;
375
                  else
376
377
                    next_state <= MUX31_SEL;
                  end if;
378
               when PUSH =>
                  next_state <= IDLE;
380
381
             end case;
382
          end process;
```

```
383
384
385
```

end Behavioral:

Listing A.8: Master ROM

```
library IEEE;
           use IEEE.STD_LOGIC_1164.ALL;
   \bar{3}
           use IEEE.STD_LOGIC_ARITH.ALL:
           use IEEE.STD_LOGIC_UNSIGNED.ALL:
  \frac{6}{7} \frac{8}{9}
                    - Uncomment the following library declaration if instantiating
           ---- any Xilinx primitives in this code.
           -- library UNISIM;
           -- use UNISIM. VComponents. all;
11
           entity master_rom is
12
13
14
15
                  clk, reset, en_in : in std_logic;
                                           : in std_logic_vector (9 downto 0); -- address bus

: in std_logic_vector (4 downto 0);

: out std_logic_vector (4 downto 0) -- data bus
                     counter
16
                   ^{\mathrm{db}}
17
18
19
           end master_rom;
20
21
22
23
           {\bf architecture} \ {\tt rtl} \ {\bf of} \ {\tt master\_rom} \ {\bf is}
              signal cnt : std_logic_vector(4 downto 0);
signal ctrl : std_logic_vector (2 downto 0);
24
25
26
27
28
29
                {\tt sel\_rom:} \  \  {\tt process} \  \, (\, {\tt clk} \, \, , \, {\tt ctrl} \, )
               begin
                     if (clk'event and clk = '1') then
                       \dot{if} (reset = '1') then
                         db <= (others => '0');
elsif (en_in = '1') then
case (ctrl) is
\bar{30}
                                    when "000" =>
          \begin{array}{l} \operatorname{db}(4) \mathrel{<=} ( \text{ not } z(8) \text{ and } \operatorname{not } z(7) \text{ and } \operatorname{not } z(5) \text{ and } \operatorname{not } z(4) \text{ and } \operatorname{not } z(2) \text{ and } \operatorname{not } z(1) \text{ and } \operatorname{not } z(2)) \\ (0)) \quad \text{or } (z(8) \text{ and } z(7) \text{ and } \operatorname{not } z(5) \\ \text{and } \operatorname{not } z(4) \text{ and } \operatorname{not } z(2) \text{ and } \operatorname{not } z(1) \text{ and } \operatorname{not } z(0)) \quad \text{or } (z(8) \text{ and } \operatorname{not } z(7) \text{ and } z(5) \text{ and } \operatorname{not } z(4) \text{ and } \operatorname{not } z(2) \text{ and } \operatorname{not } z(1) \text{ and } \operatorname{not } z(0)) \quad \text{or } (\ldots) \text{ and } \operatorname{not } z(5) \text{ and } z(4) \text{ and } z(2) \\ (3) \quad \text{and } z(2) \quad \text{and } z(1) \quad \text{and } z(0)); \end{array}
33
34
35
36
37
38
39
                                    when others =>
                                        \mathrm{db} \; <= \; (\,\mathbf{others} \; \Rightarrow \; \, {}^{\backprime}\mathrm{Z}\,{}^{\backprime}\,) \; ;
                              end case;
                         end if;
40
41
42
43
                     end if;
               end process;
                control: process(clk)
4\overline{4}
                begin
\frac{45}{46}
\frac{47}{47}
                     if (clk'event and clk = '1') then
                         tif (reset = '1') then
  ctrl <= (others => '0');
  cnt <= (others => '0');
elsif (counter < "11111") then</pre>
49
50
                                  -cnt <= cnt + 1;
                               51
52
53
                               \operatorname{ctrl}(0) <= (\operatorname{counter}(4) \text{ and } \operatorname{counter}(3) \text{ and } \operatorname{counter}(2) \text{ and } \operatorname{counter}(1) \text{ and } \operatorname{not } \operatorname{counter}(0)) \text{ or } (\operatorname{not } \operatorname{counter}(2) \text{ and } \operatorname{counter}(0)) \text{ or } (\operatorname{not } \operatorname{counter}(3) \text{ and } \operatorname{counter}(0)) \text{ or } (\operatorname{not } \operatorname{counter}(4) \text{ and } \operatorname{counter}(0));
54
55
                             cnt <= (others => '0');
56
57
                          end if;
                     end if;
58
               end process;
           end rtl;
```

Appendix B

Espresso minimization

Here is an example of an input file for minimization through the espresso application.

Listing B.1: Control ROM espresso minimization input file

```
    \begin{array}{c}
      1 \\
      2 \\
      3 \\
      4 \\
      5 \\
      6 \\
      7 \\
      8 \\
      9 \\
      10 \\
    \end{array}

         # ROM_Control
         . о 3
         .ilb z(4) z(3) z(2) z(1) z(0) .ob Ctrl(2) Ctrl(1) Ctrl(0)
          .р 31
         00000
                                                                                                                      1\,1\,0
         00001
                                                                                                                      111
                                                                                                                      010
         00010
         00011
                                                                                                                      011
         00101
                                                                                                                      101
         00110
                                                                                                                      000
         00111
                                                                                                                      001
\begin{array}{c} 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \\ 30 \\ 31 \\ 32 \\ 33 \\ 34 \\ 35 \\ 36 \\ 37 \\ 38 \end{array}
         01000
                                                                                                                      110
         01010
                                                                                                                      010
         01011
                                                                                                                      011
         01100
                                                                                                                      100
         01101
                                                                                                                      101
         01110
                                                                                                                      001
         10000
                                                                                                                      110
         10001
                                                                                                                      111
         10010
                                                                                                                      010
         10011
         10100
                                                                                                                      100
         10101
                                                                                                                      101
         10110
                                                                                                                      0.00
                                                                                                                      001
         10111
         11000
                                                                                                                      110
         11001
         11010
                                                                                                                      0\,1\,0
         11011
                                                                                                                      011
         11100
                                                                                                                      100
         11101
                                                                                                                      000
```

Listing B.2: Control ROM espresso minimization result file

Appendix C

Synthesis report from Decryption

Here is the complete synthesis report of Decryption.

Listing C.1: Decryption synthesis report

```
{\bf Copyright\ (c)\ 1995-2008\ Xilinx\,,\ Inc.\ {\bf All\ rights\ reserved}\,.}
     Parameter\ TMPDIR\ set\ \textbf{to}\ /home/stig/Documents/ttm4900/mqq\_final/xst/projnav.tmp
     Total REAL time {f to} Xst completion: 0.00 secs
     Total CPU time to Xst completion: 0.06 secs
\begin{array}{c} 10 \\ 111 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 32 \\ 4 \\ 25 \\ 26 \\ 27 \\ 28 \\ 33 \\ 34 \\ 35 \\ 33 \\ 33 \\ 34 \\ 35 \\ 37 \\ 39 \\ \end{array}
     Parameter\ xsthdpdir\ set\ \textbf{to}\ /home/stig/Documents/ttm4900/mqq\_final/xst
     Total REAL time {f to} Xst completion: 0.00 secs
     Total CPU time to Xst completion: 0.06 secs
     Reading design: decryption.prj
     TABLE \mathbf{OF} CONTENTS
        1) Synthesis Options Summary
        2) HDL Compilation
        3) Design Hierarchy Analysis
        4) HDL Analysis
       5) HDL Synthesis
            5.1) HDL Synthesis Report
        6) Advanced HDL Synthesis
            6.1) Advanced HDL Synthesis Report
       7) Low Level Synthesis
8) Partition Report
        9) Final Report
            9.1) Device utilization summary
            9.2) Partition Resource Summary
            9.3) TIMING REPORT
                                    Synthesis Options Summary
          - Source Parameters
     Input File Name
                                                    : "decryption.prj"
42
43
44
45
     Input Format
     Ignore Synthesis Constraint File
         - Target Parameters
     Output File Name
                                                   : "decryption"
\frac{47}{48}
\frac{49}{49}
     Output Format
     Target Device
                                                    : \ x\,c\,5\,v\,l\,x\,1\,1\,0\,t\,-1-f\,f\,1\,1\,3\,6
           Source Options
     Top Module Name
                                                   : decryption
                                                    : YES
     Automatic FSM Extraction
     FSM Encoding Algorithm
                                                    : Auto
    Safe Implementation
FSM Style
                                                    : No
                                                   : lut
    RAM Extraction
                                                    : Yes
    RAM Style
```

```
ROM Extraction
                                            : Yes
 59
     {\rm Mux}\ {\rm Style}
                                            · Auto
 60
     Decoder Extraction
                                            : YES
      Priority Encoder Extraction
                                            : YES
 62
                                            : YES
      Shift Register Extraction
                                            : YES
 63
     Logical Shifter Extraction
 64
     XOR Collapsing
                                            : YES
 65
     ROM Style
                                            : Auto
 66
     Mux Extraction
                                            : YES
 67
      Resource Sharing
                                            : YES
 68
      Asynchronous To Synchronous
                                            : NO
 69
     Use DSP Block
                                            : auto
 70
71
     Automatic Register Balancing
                                            : No
 72
73
74
75
76
           Target\ Options
                                            : \ off
     LUT Combining
     Reduce Control Sets
Add IO Buffers
                                            : off
                                            : YES
      Global Maximum Fanout
                                            : 100000
 77
78
79
      Add Generic Clock Buffer (BUFG)
      Register Duplication
                                            : YES
                                            : YES
      Slice Packing
 80
     Optimize Instantiated Primitives
Use Clock Enable
                                            : NO
                                            : Auto
      Use Synchronous Set
                                            : Auto
 83
      Use Synchronous Reset
 84
      Pack IO Registers into IOBs
                                            : auto
 8\overline{5}
     Equivalent register Removal
                                            · YES
 86
        -- General Options
 88
      Optimization Goal
                                            : Speed
 89
      Optimization Effort
 90
     Power Reduction
                                            : NO
      Library Search Order
                                            : \>\> decryption.lso
 92
                                            : NO
      Keep Hierarchy
 93
      Netlist Hierarchy
                                            : as_optimized
 94
      RTL Output
                                            : Yes
                                            : AllClockNets
: YES
 95
      Global Optimization
 96
     Read Cores
      Write Timing Constraints
                                            : NO
 98
      Cross Clock Analysis
                                            : NO
 gg
     Hierarchy Separator
100
     Bus Delimiter
                                            : <>
101
                                            : maintain
      Case Specifier
      Slice Utilization Ratio
                                            : 100
103
     BRAM Utilization Ratio
104
      DSP48 Utilization Ratio
                                            : 100
105
      Verilog 2001
                                            · YES
106
      Auto BRAM Packing
                                            : NO
107
      Slice Utilization Ratio Delta
108
109
110
111
113
                                   HDL Compilation
114
      Compiling \ vhdl \ \ \textbf{file} \ "/home/stig/Documents/ttm4900/mqq\_final/VHDL/master\_rom.vhd" \ \textbf{in Library} \ work.
115
116
117
      Entity <master_rom> compiled.
      Entity <master.rom> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/stig/Documents/ttm4900/mqq_final/VHDL/dobbertin_rom.vhd" in Library work.
119
      Architecture rtl of Entity dobbertin_rom is up to date.
120
      121
      Architecture rtl of Entity private_matrix_s is up to date.
\frac{122}{123}
      {\tt Compiling \ vhdl \ file \ "/home/stig/Documents/ttm4900/mqq\_final/VHDL/sequencer.vhd" \ in \ Library \ work.}
      Architecture behavioral of Entity sequencer is up to date.

Compiling vhdl file "/home/stig/Documents/ttm4900/mqq_final/VHDL/decryption.vhd" in Library work.
124
125
      Architecture rtl of Entity decryption is up to date.
126
127
1\bar{2}8
                             Design Hierarchy Analysis
129
130
      Analyzing hierarchy for entity < decryption > in library < work > (architecture < rtl >).
131
132
      Analyzing hierarchy for entity <dobbertin_rom> in library <work> (architecture <rtl>).
133
134
      Analyzing hierarchy for entity <private_matrix_s> in library <work> (architecture <rtl>).
135
136
      Analyzing hierarchy for entity <sequencer> in library <work> (architecture <behavioral>).
137
138
      Analyzing hierarchy for entity <master.rom> in library <work> (architecture <rtl>).
139
```

```
\frac{141}{142}
                                              HDL Analysis
143
144
       \label{eq:analyzing Entity} Analyzing \ \ \textbf{Entity} \ \ < \texttt{decryption} > \ \textbf{in} \ \ \textbf{library} \ \ < \texttt{work} > \ \ (\textbf{Architecture} \ \ < \texttt{rtl} >) \,.
       INFO: Xst:1561 - "/lome/stig/Documents/ttm4900/mqq_final/VHDL/decryption.vhd" line 332: Mux is complete : default of case is discarded
145
       INFO: Xst:2679 - Register <en_out> in unit <decryption> has a constant value of 0 during circuit operation. The register is replaced by logic.
146
147
       \mathbf{Entity}\ {<} \mathtt{decryption} {>}\ \mathtt{analyzed}\ . \ \mathtt{Unit}\ {<} \mathtt{decryption} {>}\ \mathtt{generated}\ .
148
149
       \begin{array}{lll} & \text{Analyzing } \textbf{ Entity} < & \text{dobbertin\_rom} > \textbf{ in } \textbf{ library } < & \text{work} > \textbf{ (Architecture } < \text{rtl} > \textbf{)} \,. \\ & \textbf{Entity } < & \text{dobbertin\_rom} > \text{ analyzed }. & \text{Unit } < & \text{dobbertin\_rom} > \text{ generated }. \end{array}
150
151
       \label{library} \begin{tabular}{ll} Analyzing & {\bf Entity} & <& private\_matrix\_s> & in & library & <& work> & ({\bf Architecture} & <& rtl>) \\ . & {\bf Entity} & <& private\_matrix\_s> & analyzed \\ . & & Unit & <& private\_matrix\_s> & generated \\ . & & & . \\ \end{aligned}
152
15\bar{3}
154
       155
156
157
       Entity < sequencer > analyzed. Unit < sequencer > generated.
158
159
       Analyzing Entity <master.rom> in library <work> (Architecture <rtl>).

INFO:Xst:1561 - "/home/stig/Documents/ttm4900/mqq_final/VHDL/master_rom.vhd" line 3099: Mux is complete : default of case is discarded
160
161
       INFO: Xst: 2679 - Register <cnt> in unit <master_rom> has a constant value of 00000 during circuit operation. The register is replaced by logic.
162
       Entity <master_rom> analyzed. Unit <master_rom> generated.
163
164
165
166
                                            HDL Synthesis
167
168
169
       Performing bidirectional port resolution ...
\frac{170}{171}
       Synthesizing Unit <dobbertin_rom >
            Related source file is "/home/stig/Documents/ttm4900/mqq_final/VHDL/dobbertin_rom.vhd". Found 13-bit register for signal <db>.
172
173
174
            Found 1-bit register for signal <en_out>.
            Summary:
\begin{array}{c} 175 \\ 176 \end{array}
          inferred 14 D-type flip-flop(s).
177
       Unit <dobbertin_rom> synthesized.
\frac{178}{179}
       180
181
182
            Found finite state machine <FSM_0> for signal <state>.
183
184
185
               Transitions
186
               Inputs
                                           2
187
               Outputs
188
               Clock
                                           clk (rising_edge)
                                            en_in (positive)
189
               Clock enable
190
               Reset
                                           reset (positive)
\bar{1}91
               Reset type
                                           svnchronous
               Reset State
                                           idle
193
               Power Up State
                                           idle
194
               Encoding
                                            automatic
195
             Implementation
                                         | LUT
196
            Found 1-bit register for signal <en_out>.
198
            Found 160-bit register for signal <output>.
199
            Found 5-bit register for signal <and_rom_in_1>.
200
            Found 5-bit register for signal <and_rom_in_10>.
\frac{500}{201}
            Found 5-bit register for signal <and_rom_in_100>.
202
            Found 5-bit register for signal <and_rom_in_101>.
203
            Found 5-bit register for signal <and_rom_in_102>.
204
             Found 5-bit register for signal <and_rom_in_103>.
205
            Found 5-bit register for signal <and_rom_in_104>.
206
            Found 5-bit register for signal <and_rom_in_105>.
207
            Found 5-bit register for signal <and_rom_in_106>.
208
            Found 5-bit register for signal <and_rom_in_107>.
209
            Found 5-bit register for signal <and_rom_in_108>.
\frac{210}{211}
            Found 5-bit register for signal <and_rom_in_109>
            Found 5-bit register for signal < and\_rom\_in\_11 >.
212
213
214
215
            Found 5-bit register for signal <and_rom_in_110>.
            Found 5-bit register for signal <and_rom_in_111>.
            Found 5-bit register for signal <and_rom_in_112>.
            Found 5-bit register for signal <and_rom_in_113>.
\tilde{2}\tilde{1}\tilde{6}
            Found 5-bit register for signal <and_rom_in_114>.

  \begin{array}{c}
    217 \\
    218 \\
    219
  \end{array}

            Found 5-bit register for signal <and_rom_in_115>.
            Found 5-bit register for signal <and_rom_in_116>.
             Found 5-bit register for signal <and_rom_in_117>.
220
            Found 5-bit register for signal <and_rom_in_118>.
```

```
\frac{221}{222}
            Found 5-bit register for signal <and_rom_in_119>
            Found 5-bit register for signal < and\_rom\_in\_12 >.
\bar{2}\bar{2}\bar{3}
            Found 5-bit register
                                      for signal < and rom in 120 >
\bar{2}\bar{2}4
            Found
                   5-bit register
                                      for signal
                                                    <and_rom_in_121>.
\frac{225}{226}
            Found 5-bit
                          register
                                      for signal
                                                    <and_rom_in_122>
            Found 5-bit
                                      \mathbf{for}
                                           signal <and_rom_in_123 >
                           register
\bar{2}\bar{2}\check{7}
            Found 5-bit register
                                      for
                                           signal < and_rom_in_124 > 1
\overline{228}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_125 >
\frac{229}{230}
            Found 5-bit register
                                           signal <and_rom_in_126 >
                                      for
            Found 5-bit
                          register
                                      for
                                            signal
                                                    <and_rom_in_127>.
\frac{230}{231}\frac{232}{232}
            Found 5-bit
                                                    <and_rom_in_128>
                           register
                                      for
                                            signal
            Found 5-bit register
                                      for
                                           signal < and_rom_in_129 > 1
\overline{233}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_13>.
\bar{2}\bar{3}\bar{4}
            Found 5-bit register
                                      for
                                                    <and_rom_in_130>
                                           signal
\frac{235}{236}
            Found 5-bit register
                                      for
                                           signal
                                                    <and_rom_in_131>.
            Found 5-bit
                           register
                                      for
                                            signal
                                                    <and_rom_in_132>
\frac{230}{237}
            Found 5-bit register
                                      for
                                           signal
                                                    <and_rom_in_133>
\overline{238}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_134>.
239
            Found 5-bit register
                                           signal <and_rom_in_135 >
                                      for
240
            Found 5-bit register
                                      for
                                           signal
                                                    <and_rom_in_136>.
\bar{2}41
            Found 5-bit
                           register
                                      for
                                            signal
                                                    <and_rom_in_137>
\bar{2}4\bar{2}
            Found 5-bit register
                                      for
                                           signal < and_rom_in_138 > 1
243
            Found 5-bit register
                                      for
                                           signal <and_rom_in_139 >
\overline{244}
            Found 5-bit register
                                      for
                                                    <and_rom_in_14>.
                                           signal
245
            Found 5-bit register
                                      \quad \mathbf{for} \quad
                                                    <and_rom_in_140>
                                           signal
246
            Found 5-bit
                           register
                                      for
                                            signal
                                                    <and_rom_in_141>
\frac{240}{247}
                                           signal < and_rom_in_142 >
            Found 5-bit register
                                      for
\overline{248}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_143>
\bar{2}49
            Found 5-bit register
                                      for
                                           signal <and_rom_in_144>.

\begin{array}{c}
250 \\
251 \\
252
\end{array}

                                      \quad \quad \mathbf{for} \quad \quad
            Found 5-bit register
                                                    <and_rom_in_145>.
                                           signal
            Found 5-bit
                           register
                                      for
                                            signal
                                                    <and_rom_in_146>
            Found 5-bit register
                                      for
                                           signal <and_rom_in_147>
253
            Found 5-bit register
                                      for
                                           signal < and_rom_in_148 >
\overline{254}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_149>.
255
            Found 5-bit register
                                      \quad \quad \mathbf{for} \quad \quad
                                                    <and_rom_in_15>.
                                           signal
\overline{256}
            Found 5-bit
                           register
                                       for
                                            signal
                                                    <and_rom_in_150>
\bar{2}\bar{5}\bar{7}
            Found 5-bit register
                                      \mathbf{for}
                                            {\tt signal} \ < {\tt and\_rom\_in\_151} >
\overline{258}
            Found 5-bit register
                                      for
                                            signal <and_rom_in_152>
\bar{2}\bar{5}\bar{9}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_153>.
\overline{260}
            Found 5-bit register
                                      \mathbf{for}
                                                    <and_rom_in_154>.
                                           signal
261
            Found 5-bit
                          register
                                       for
                                            signal
                                                    <and_rom_in_155>
262
            Found 5-bit register
                                      for
                                           signal < and_rom_in_156 >
263
            Found 5-bit register
                                      for
                                           signal <and_rom_in_157>
264
            Found 5-bit register
                                      for
                                           signal <and_rom_in_158>.
265
            Found 5-bit register
                                           signal <and_rom_in_159>
                                      for
266
            Found 5-bit
                           register
                                            signal
                                                    <and_rom_in_16 >.
267
            Found 5-bit register
                                      \mathbf{for}
                                            signal <and_rom_in_160>
268
            Found 5-bit register
                                      for
                                           \mathbf{signal} \ < \mathtt{and\_rom\_in\_17} >.
269
            Found 5-bit register
                                      for
                                           signal <and_rom_in_18>.
\bar{270}
            Found 5-bit register
                                      \mathbf{for}
                                           signal <and_rom_in_19>.
\frac{271}{272}
            Found 5-bit register
                                      for
                                           signal
                                                    <\! {\rm a}\, {\rm n}\, {\rm d}\, {\rm .r}\, {\rm o}\, {\rm m}\, {\rm .i}\, {\rm n}\, {\rm .2}>.
            Found 5-bit register
                                      \mathbf{for}
                                            signal < and\_rom\_in\_20 >
273
274
            Found 5-bit register
                                      for
                                           signal <and_rom_in_21 >
            Found 5-bit register
                                      for
                                           signal <and_rom_in_22>.
\frac{275}{276}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_23 >
            Found 5-bit
                          register
                                       for
                                                    <and_rom_in_24 >
                                            signal
\frac{5}{277}
            Found 5-bit
                                      for
                           register
                                            signal
                                                    <and_rom_in_25>
\bar{2}78
            Found 5-bit register
                                      for
                                           signal <and_rom_in_26 >
\bar{2}\dot{7}\ddot{9}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_27 >.
\bar{2}80
            Found 5-bit register
                                      for
                                           signal <and_rom_in_28 >.
281
            Found 5-bit register
                                      \quad \quad \mathbf{for} \quad \quad
                                                    <and_rom_in_29>
                                           signal
282
            Found 5-bit register
                                      for
                                            {\tt signal} \ < {\tt and\_rom\_in\_3} >.
\frac{1}{283}
            Found 5-bit register
                                      for
                                            {\tt signal} \ < {\tt and\_rom\_in\_30} >
\overline{284}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_31 >.
285
            Found 5-bit register
                                      for
                                           signal <and_rom_in_32 >
286
                                      \mathbf{for}
            Found 5-bit
                                                    <and_rom_in_33 >.
                          register
                                            signal
287
            Found 5-bit
                           register
                                      for
                                            signal
                                                    <and_rom_in_34>
288
            Found 5-bit register
                                      for
                                           signal <and_rom_in_35 >
289
            Found 5-bit register
                                      for
                                           signal <and_rom_in_36 >.
\overline{290}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_37 >.
291
                                      \quad \mathbf{for} \quad
            Found 5-bit register
                                                    <and_rom_in_38>.
                                           signal
292
            Found 5-bit
                          register
                                      for
                                            signal < and_rom_in_39 >.
293
            Found 5-bit register
                                      for
                                            \mathbf{signal} \ < \mathtt{and\_rom\_in\_4} >.
\bar{294}
            Found 5-bit register
                                      for
                                           signal <and_rom_in_40 >
295
            Found 5-bit
                                           signal <and_rom_in_41>.
                          register
                                      for
\bar{296}
            Found 5-bit
                                      \quad \quad \mathbf{for} \quad \quad
                                           signal <and_rom_in_42>.
                          register
297
            Found 5-bit
                           register
                                      for
                                           signal < and_rom_in_43 >.
\frac{1}{298}
            Found 5-bit
                           register for
                                           signal <and_rom_in_44>
\overline{299}
            Found 5-bit register for
                                           signal < and rom_in_45 >.
300
            Found 5-bit register for
                                           signal <and_rom_in_46>.
            Found 5-bit register
                                      for
                                           signal <and_rom_in_47>
302
            Found 5-bit register
                                      for
                                           signal <and_rom_in_48>.
303
            Found 5-bit register for
                                           signal <and_rom_in_49>
304
            Found 5-bit register for signal < and\_rom\_in\_5 >.
```

```
305
          Found 5-bit register for signal <and_rom_in_50>
306
          Found 5-bit register for signal <and_rom_in_51>.
307
          Found 5-bit register for signal < and rom in 52 >.
          Found 5-bit register
                                  for signal <and_rom_in_53>.
309
          Found 5-bit register
                                  \label{eq:for signal and rom_in_54>} \mbox{for signal } <\mbox{and rom_in_54}>.
          Found 5-bit
310
                       register for
                                      signal <and_rom_in_55>
311
          Found 5-bit register for signal <and_rom_in_56>.
312
          Found 5-bit register for signal <and_rom_in_57>.
313
          Found 5-bit register for signal <and_rom_in_58>.
314
          Found 5-bit register
                                  for
                                      signal <and_rom_in_59>.
\frac{315}{316}
          Found 5-bit register for
                                      signal <and_rom_in_6 >.
          Found 5-bit register for signal <and_rom_in_60>
317
          Found 5-bit register for signal <and_rom_in_61>.
          Found 5-bit register
                                 for signal <and_rom_in_62 >.
319
          Found 5-bit register
                                  for signal <and_rom_in_63>.
320
          Found 5-bit register
                                  for
                                      signal <and_rom_in_64>
321
          Found 5-bit register
                                  for
                                      signal < and_rom_in_65 >.
3\overline{2}\overline{2}
          Found 5-bit register
                                 for signal <and_rom_in_66 >.
323
          Found 5-bit register for signal <and_rom_in_67>.
324
                                      signal <and_rom_in_68>.
          Found 5-bit register
                                  for
325
          Found 5-bit register
                                  for
                                      signal <and_rom_in_69>
326
          Found 5-bit register
                                  for signal <and_rom_in_7>.
327
          Found 5-bit register
                                  for signal <and_rom_in_70 >
\bar{3}\bar{2}\dot{8}
          Found 5-bit register
                                  for signal <and_rom_in_71>.
329
          Found 5-bit register
                                  for signal <and_rom_in_72>.
330
          Found 5-bit register
                                  for
                                      signal <and_rom_in_73>
                                  \quad \quad \mathbf{for} \quad \quad
\frac{331}{332}
                                      signal <and_rom_in_74>.
          Found 5-bit register
          Found 5-bit register
                                 for signal <and_rom_in_75 >
333
          Found 5-bit register for signal <and_rom_in_76>.
334
          Found 5-bit register
                                  for signal <and_rom_in_77>.
335
          Found 5-bit
                       register
                                  for
                                      signal <and_rom_in_78>
336
          Found 5-bit register
                                  for signal <and_rom_in_79>.
337
          Found 5-bit register for signal <and_rom_in_8>.
338
          Found 5-bit register for signal <and_rom_in_80 >
339
          Found 5-bit register
                                  for signal <and_rom_in_81>.
340
          Found 5-bit
                       register
                                  for
                                      signal <and_rom_in_82 >
                                  \quad \quad \mathbf{for} \quad \quad
                                      signal <and_rom_in_83>.
341
          Found 5-bit register
342
          Found 5-bit register
                                  for signal <and_rom_in_84 >
34\overline{3}
          Found 5-bit register for signal <and_rom_in_85>.
344
          Found 5-bit register
                                  for signal <and_rom_in_86 >.
345
          Found 5-bit register
                                  for
                                      signal < and_rom_in_87 >.
346
          Found 5-bit register
                                  for signal <and_rom_in_88>
347
          Found 5-bit register for signal <and_rom_in_89>
348
          Found 5-bit register for signal <and_rom_in_9>.
349
          Found 5-bit register for signal <and_rom_in_90 >
350
          Found 5-bit
                       register
                                  for
                                      signal <and_rom_in_91>.
351
          Found 5-bit register for signal <and_rom_in_92>.
352
          Found 5-bit register for signal <and_rom_in_93>.
353
          Found 5-bit register for signal <and_rom_in_94>.
354
          Found 5-bit register for signal <and_rom_in_95>.
355
          Found 5-bit register for signal <and_rom_in_96>.
356
          Found 5-bit register for signal <and_rom_in_97>.
357
          Found 5-bit register for signal <and_rom_in_98>.
358
          Found 5-bit register for signal <and_rom_in_99>.
359
          Found 3-bit register for signal <count_xor >.
360
          Found 3-bit adder for signal <count_xor$addsub0000> created at line 5237.
361
          Found 1-bit register for signal <enable_out >.
362
          Found 160-bit register for signal <matr_xor>.
363
          Found 1-bit xor2 for signal <matr_xor_0$xor0000> created at line 4916.
364
          Found 1-bit xor2 for signal <matr_xor_1$xor0000> created at line 4918.
365
          Found 1-bit xor2 for signal <matr_xor_10$xor0000> created at line 4936
366
          Found 1-bit xor2 for
                                  signal < matr_xor_100$xor0000> created at line
                                                                                     5116
367
          Found 1-bit xor 2 for
                                  \mathbf{signal} \hspace{0.1cm} < \mathtt{matr\_xor\_101} \$ \mathtt{xor00000} > \hspace{0.1cm} \mathtt{created} \hspace{0.1cm} \mathtt{at} \hspace{0.1cm} \mathtt{line}
                                                                                     5118.
368
          Found 1-bit xor2 for signal <matr_xor_102$xor0000> created at line 5120.
369
                                  signal <matr_xor_103$xor0000> created at line 5122.
          Found 1-bit
                       xor2
                             for
370
          Found 1-bit
                       xor2
                                  signal <matr_xor_104$xor0000> created at
                                                                                line
                             for
371
                                  signal <matr_xor_105$xor0000> created at
          Found 1-bit
                        xor2
                             for
                                                                                     5126
\frac{372}{373}
          Found 1-bit
                        xor2
                             for
                                  signal <matr_xor_106$xor0000> created at line
                                                                                     5128
          Found 1-bit xor2
                             for
                                  signal <matr_xor_107$xor0000> created at line 5130.
374
                                  signal <matr_xor_108$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                     5132.
          Found 1-bit
                       xor2
                                         <matr_xor_109xor0000> created at line
                             for
                                  signal
376
                                  signal <matr_xor_11$xor0000> created at line 4938.
          Found 1-bit
                       xor2
                             for
\frac{377}{378}
          Found 1-bit
                        xor2
                                  \mathbf{signal} < \mathtt{matr\_xor\_110} \\ \$ \mathtt{xor0000} > \mathtt{created} \ \mathtt{at} \ \mathtt{line} \ 5136.
                             for
          Found 1-bit xor2
                             for
                                  signal <matr_xor_111$xor0000> created at line 5138.
379
                                  signal <matr_xor_112$xor0000> created at line 5140.
          Found 1-bit
                       xor2
                             for
380
          Found 1-bit
                       xor2
                                  signal <matr_xor_113$xor0000> created at line
                             \mathbf{for}
                                                                                     5142.
381
                                  signal <matr_xor_114$xor0000> created at
          Found 1-bit
                       xor2
                             for
                        xor2
382
          Found 1-bit
                             for
                                  signal <matr_xor_115$xor0000> created at line
                                                                                     5146
38\overline{3}
          Found 1-bit xor2
                             for
                                  signal <matr_xor_116$xor0000> created at line 5148.
384
                                  signal <matr_xor_117$xor0000> created at line 5150.
          Found 1-bit xor2
                             for
385
          Found 1-bit xor2
                                  signal <matr_xor_118$xor0000> created at line
                             for
                                                                                     5152.
386
          Found 1-bit xor2
                             for
                                  signal <matr_xor_119$xor0000> created at line
387
          Found 1-bit xor2 for
                                  signal <matr_xor_12$xor0000> created at line 4940.
388
          Found 1-bit xor2 for signal <matr_xor_120$xor0000> created at line 5156.
```

```
\frac{389}{390}
          Found 1-bit xor2 for signal <matr_xor_121$xor0000> created at line 5158.
          Found 1-bit xor2
                            for signal <matr_xor_122$xor0000> created at line
                                                                                   5160
391
                                 signal <matr xor 123$xor0000> created at
          Found 1-bit
                       xor2
                             for
                                                                              line
                                                                                    5162.
392
          Found
                1 - bit
                       xor2
                                         <matr_xor_124$xor0000> created
                                                                              line
                                                                                    5164.
                             for
                                 signal
                                                                          at
393
                       xor2
          Found 1-bit
                             for
                                 signal
                                         <matr_xor_125$xor0000> created at
                                                                              line
394
          Found 1-bit
                                        <matr_xor_126$xor0000> created at
                       xor2
                             for
                                 signal
                                                                              line
                                                                                    5168
395
          Found 1-bit
                       xor2
                             for
                                        <matr_xor_127$xor0000> created at
                                                                              line
                                                                                   5170.
                                 signal
396
                                        <matr_xor_128$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5172.
                                        <matr_xor_129xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5174.
398
                                        <matr_xor_13$xor0000> created at line 4942.
          Found 1-bit
                       xor2
                             for
                                 signal
399
          Found 1-bit
                                        <matr_xor_130$xor0000> created at line
                       xor2
                             for
                                 signal
                                                                                   5176
400
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_131$xor0000> created at line
                                                                                   5178
401
                                        <matr xor 132$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5180.
          Found 1-bit
                       xor2
                                         <matr_xor_133$xor0000> created at
                                                                              line
                             for
                                                                                    5182.
                                 signal
403
          Found 1-bit
                       xor2
                             for
                                         <matr_xor_134$xor0000> created at
                                                                              line
                                                                                    5184.
                                 signal
          Found 1-bit
404
                                        <matr_xor_135$xor0000> created at
                       xor2
                             for
                                 signal
                                                                              line
                                                                                    5186
405
          Found 1-bit
                       xor2
                                        <\!\mathtt{matr\_xor\_136\$xor0000}\!>\mathtt{created}\mathtt{\ at}
                                                                                   5188
                             for
                                 signal
                                                                              line
406
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_137$xor0000> created at
                                                                              line
                                                                                   5190.
407
                                        <matr_xor_138$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5192.
408
                       xor2
          Found 1-bit
                             for
                                 signal
                                         <matr_xor_139$xor0000> created at
                                                                              line
409
          Found 1-bit
                                        <matr_xor_14$xor0000> created at line 4944.
                       xor2
                             for
                                 signal
410
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_140$xor0000> created at line
                                                                                   5196
411
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_141$xor0000> created at line
                                                                                    5198.
4\overline{12}
          Found 1-bit
                                        <matr_xor_142$xor0000> created at
                       xor2
                                                                                    5200
                             for
                                 signal
                                                                              line
413
          Found 1-bit
                                        <matr_xor_143xor0000> created at
                                                                              line
                                                                                    5202.
                       xor2
                             for
                                 signal
414
                                        <matr_xor_144$xor0000> created at
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                              line
                                                                                    5204
          Found 1-bit
415
                                        <\!\mathtt{matr\_xor\_145\$xor0000}\!>\mathtt{created}\mathtt{\ at}
                                                                                    5206
                       xor2
                             for
                                 signal
                                                                              line
416
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr vor 146$vor0000> created at
                                                                              line
                                                                                   5208
417
                                        <matr_xor_147$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5210.
          Found 1-bit
                       xor2
                             for
                                        <matr_xor_148$xor0000> created at line
                                 signal
                                                                                    5212.
419
                                        <matr_xor_149$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5214
420
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_15$xor0000> created at line 4946.
42\dot{1}
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_150$xor0000> created at line
                                                                                   5216
\overline{422}
                                        <matr_xor_151$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5218.
423
                       xor2
                                        <matr_xor_152$xor0000> created at
          Found 1-bit
                                                                              line
                                                                                    5220.
                             for
                                 signal
424
          Found 1-bit
                       xor2
                                 signal
                                        <matr_xor_153$xor0000> created at
                                                                              line
                                                                                    5222
          Found 1-bit
425
                       xor2
                             for
                                 signal
                                        <\!\mathtt{matr\_xor\_154\$xor0000}\!>\mathtt{created}\mathtt{\ at}
                                                                              line
                                                                                   5224
426
                                 signal
          Found 1-bit
                       xor2
                             for
                                        <matr_xor_155$xor0000> created at
                                                                              line
                                                                                    5226
          Found 1-bit
                                        <matr_xor_156$xor0000> created at line
                       xor2
                             for
                                 signal
                                                                                   5228.
\overline{428}
                                        <matr_xor_157$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                   5230.
                                 signal
429
                       xor2
          Found 1-bit
                             for
                                 signal
                                        <matr_xor_158$xor0000> created at
          Found 1-bit
430
                       xor2
                             for
                                 signal
                                        <matr_xor_159xor0000> created at line
                                                                                   5234
431
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_16$xor0000> created at line 4948.
                                        <matr_xor_17$xor0000> created at line 4950.
432
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_18$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                  4952.
                                 signal
434
                                         <matr_xor_19$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
435
          Found 1-bit
                                        <matr_xor_2$xor0000> created at line 4920.
                       xor2
                             for
                                 signal
                       xor2
                                 signal
436
          Found 1-bit
                             for
                                        <matr_xor_20$xor0000> created at line
                                                                                   4956
437
                                        <matr_xor_21$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   4958.
438
                                        <matr_xor_22$xor0000> created at line
          Found 1-bit
                       xor2
                                                                                   4960.
                             for
                                 signal
439
          Found 1-bit
                       xor2
                                         <matr_xor_23$xor0000> created at line
                             for
                                 signal
440
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_24$xor0000> created at line
                                                                                   4964
441
          Found 1-bit
                       xor2
                                        <matr_xor_25$xor0000> created at line
                                                                                   4966
                             for
                                 signal
442
                                        <matr_xor_26$xor0000> created at line
          Found 1-bit xor2
                             for
                                 signal
                                                                                   4968.
443
                                        <matr_xor_27$xor0000> created at line
          Found 1-bit
                       xor2
                                                                                   4970.
                             for
                                 signal
444
                       xor2
                                         <matr_xor_28$xor0000> created
          Found
                1-bit
                                 signal
                             for
445
          Found 1-bit
                                        <matr_xor_29$xor0000> created at line
                       xor2
                             for
                                 signal
                                                                                   4974
446
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_3$xor0000> created at line 4922.
447
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_30$xor0000> created at line 4976
                                        <matr_xor_31$xor0000> created at line
448
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   4978
449
          Found 1-bit
                       xor2
                                         <matr_xor_32$xor0000> created at line
                             for
                                 signal
450
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_33$xor0000> created at line
                                                                                   4982
451
          Found 1-bit
                       xor2
                                        <matr_xor_34$xor0000> created at line
                                                                                   4984
                             for
                                 signal
45\overline{2}
                                        <matr_xor_35$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   4986.
453
                                        <matr_xor_36$xor0000> created at line
          Found 1-bit
                       xor2
                                                                                   4988.
                             for
                                 signal
                       xor2
                                         <matr_xor_37$xor0000> created at
                1-bit
                             for
                                                                             line
          Found
                                 signal
455
                                        <matr_xor_38xor0000> created at
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   4992
          Found 1-bit
456
                       xor2
                                 signal
                                        <matr_xor_39$xor0000> created at line
                                                                                   4994
                             for
457
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_4$xor0000> created at line 4924.
458
                                 signal <matr_xor_40$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                   4996.
459
          Found 1-bit
                       xor2
                                         <matr_xor_41$xor0000> created at line
                             for
                                 signal
460
                                        <matr_xor_42$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5000
461
          Found 1-bit
                       xor2
                                        <matr_xor_43$xor0000> created at line
                                                                                   5002
                             for
                                 signal
\tilde{462}
          Found 1-bit
                       vor2
                             for
                                 signal <matr_xor_44$xor0000> created at line
                                                                                   5004
463
                                        <matr_xor_45$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                   5006.
464
          Found 1-bit
                                        <matr_xor_46$xor0000> created at line
                       xor2
                             for
                                                                                   5008
                                 signal
465
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_47$xor0000> created at
                                                                                   5010
466
          Found 1-bit
                       xor2
                                 signal <matr_xor_48$xor0000> created at line
                             for
                                                                                   5012
467
          Found 1-bit
                       xor2
                             for
                                 signal <matr_xor_49$xor0000> created at line
                                                                                   5014.
468
                                 signal <matr_xor_5$xor0000> created at line 4926.
          Found 1-bit
                       xor2
                             for
                                        <matr_xor_50$xor0000> created at line
                       xor2
          Found
                1 - bit
                             for
                                 signal
                                                                                  5016
470
          Found
                1 - bit
                       xor2
                             for
                                 signal <matr_xor_51$xor0000> created at line
\frac{471}{472}
          Found 1-bit
                       xor2
                             for
                                 signal <matr_xor_52$xor0000> created at line
                                                                                   5020.
          Found 1-bit xor2 for signal <matr_xor_53$xor0000> created at line
                                                                                  5022
```

```
\begin{array}{c} 473 \\ 474 \end{array}
          Found 1-bit xor2 for signal <matr_xor_54$xor0000> created at line
                                                                                  5024
          Found 1-bit xor2
                            for signal <matr_xor_55$xor0000> created at line
                                                                                  5026
475
                                 signal <matr xor 56$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                  5028.
          Found
                1 - bit
                       xor2
                                        <matr_xor_57$xor0000> created at line
                                                                                  5030.
                             for
                                 signal
                       xor2
          Found 1-bit
                             for
                                 signal
                                        <matr_xor_58$xor0000> created at line
478
          Found 1-bit
                                        <matr_xor_59$xor0000> created at line
                       xor2
                             for
                                 signal
                                                                                  5034
479
          Found 1-bit
                       xor2
                             for
                                 signal
                                        480
                                 signal <matr_xor_60$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                  5036.
                                        <matr_xor_61$xor0000> created at line
481
          Found 1-bit
                                                                                  5038.
                       xor2
                             for
                                 signal
482
                                 signal
                                        <matr_xor_62$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                   5040
483
          Found 1-bit
                                        <matr_xor_63$xor0000> created at line
                       xor2
                             for
                                 signal
                                                                                  5042
484
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_64$xor0000> created at line
                                                                                  5044
485
                                        <matr xor 65$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                  5046.
486
          Found 1-bit
                       xor2
                                        <matr_xor_66$xor0000> created at line
                                                                                  5048
                             for
                                 signal
487
          Found 1-bit
                       xor2
                             for
                                         <matr_xor_67$xor0000> created at line
                                                                                  5050
                                 signal
          Found 1-bit
488
                                        <matr_xor_68$xor0000> created at line
                       xor2
                             for
                                 signal
                                                                                  5052
                       xor2
                             for
489
          Found 1-bit
                                        <matr_xor_69$xor0000> created at line
                                                                                  5054
                                 signal
490
                                        <matr_xor_7$xor0000> created at line 4930.
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_70$xor0000> created at line
491
          Found 1-bit
                       xor2
                                                                                  5056
                             for
                                 signal
492
                       xor2
                                         <matr_xor_71$xor0000> created at line
          Found 1-bit
                             for
                                                                                  5058
                                 signal
493
          Found 1-bit
                                        <matr_xor_72$xor0000> created at line
                       xor2
                             for
                                 signal
                                                                                  5060
494
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_73$xor0000> created at line
                                                                                  5062
495
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_74$xor0000> created at line
                                                                                  5064.
496
          Found 1-bit
                                        <matr_xor_75$xor0000> created at line
                       xor2
                                                                                  5066
                             for
                                 signal
497
          Found 1-bit
                       xor2
                                        <matr_xor_76$xor0000> created at line
                                                                                  5068
                             for
                                 signal
498
                                        <matr_xor_77$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                  5070
499
          Found 1-bit
                                        <matr_xor_78$xor0000> created at line
                                                                                  5072
                       xor2
                             for
                                 signal
500
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr vor 79$vor0000> created at line
                                                                                  5074
501
                                        <matr_xor_8$xor0000> created at line 4932.
          Found 1-bit
                       xor2
                             for
                                 signal
          Found 1-bit
502
                       xor2
                                        <matr_xor_80$xor0000> created at line
                                                                                  5076
                             for
                                 signal
503
                                        <matr_xor_81xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                  5078
504
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_82$xor0000> created at line
                                                                                  5080
505
          Found 1-bit
                       xor2
                             for
                                 signal
                                        <matr_xor_83$xor0000> created at line
                                                                                  5082
506
                                        <matr_xor_84$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                  5084.
507
          Found 1-bit
                       xor2
                             for
                                        <matr_xor_85$xor0000> created at line
                                                                                  5086
                                 signal
508
                                        <matr_xor_86$xor0000> created at line
          Found 1-bit
                       xor2
                                 signal
                                                                                   5088
          Found 1-bit
509
                       xor2
                             for
                                 signal
                                        <matr_xor_87$xor0000> created at line
                                                                                  5090
510
                                 signal
          Found 1-bit
                       xor2
                             for
                                        <matr_xor_88$xor0000> created at line
                                                                                  5092
511
                                        <matr_xor_89$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                 signal
                                                                                  5094.
                                 signal <matr_xor_9$xor0000> created at line 4934.
          Found 1-bit
                       xor2
                             for
                                        <matr_xor_90$xor0000> created at line
513
                       xor2
          Found 1-bit
                             for
                                 signal
514
          Found 1-bit
                       xor2
                             for
                                 signal <matr_xor_91$xor0000> created at line
                                                                                  5098
\begin{array}{c} 515 \\ 516 \end{array}
          Found 1-bit
                       xor2
                             for
                                 signal <matr_xor_92$xor0000> created at line
                                                                                  5100.
                                 signal <matr_xor_93$xor0000> created at line
          Found 1-bit xor2
                            for
                                                                                  5102.
                                 signal <matr_xor_94$xor0000> created at line
                       xor2
          Found 1-bit
                             for
                                                                                  5104.
518
                                 signal <matr_xor_95$xor0000> created at
          Found
                1-bit
                       xor2
                             for
519
                                 signal <matr_xor_96$xor0000> created at line
          Found 1-bit
                       xor2
                             for
                                                                                  5108
520
                                 signal <matr_xor_97$xor0000> created at line
          Found 1-bit xor2 for
                                                                                  5110.
521
                                 signal <matr xor 98$xor0000> created at line
          Found 1-bit xor2 for
                                                                                  5112.
5\overline{2}\overline{2}
          Found 1-bit xor2 for
                                 signal <matr_xor_99$xor0000> created at line
                                                                                  5114.
                160-bit register for signal <register_x >.
523
          Found
\frac{524}{525}
          Found 5-bit register for signal <rom_001>.
          Found 5-bit register for signal <rom_002>.
5\overline{26}
          Found 5-bit register for signal <rom_003>.
          Found 5-bit register
                                 for signal <rom_004>
528
                                     signal <rom_005>
          Found
                5-bit
                      register
                                 for
529
          Found 5-bit register
                                 for
                                     signal <rom_006>
53\tilde{0}
          Found 5-bit register
                                 for
                                     signal <rom_007>
531
          Found 5-bit register
                                 for signal <rom_008>
          Found 5-bit register
                                 for signal <rom_009>.
533
                5-bit register
                                 \quad \mathbf{for} \quad
                                     signal <rom_010>
          Found
534
          Found 5-bit register
                                 for
                                     signal < rom_011 >.
5\overline{25}
          Found 5-bit register
                                 \quad \quad \mathbf{for} \quad \quad
                                     signal < rom_012 > 1
536
          Found 5-bit register for signal < rom_013>.
537
                                     signal <rom_014>.
          Found 5-bit register
                                for
538
                                 \mathbf{for}
                5-bit
                                             < rom_0 15 >.
          Found
                       register
                                     signal
539
          Found 5-bit
                       register
                                 for
                                     signal <rom_016>
540
          Found 5-bit register
                                for
                                     signal <rom_017>
541
          Found 5-bit register
                                for signal <rom_018>.
          Found 5-bit register
                                for signal <rom_019>.
543
                                 \quad \mathbf{for} \quad
                5-bit register
                                             <rom_020>
          Found
                                     signal
544
          Found 5-bit
                       register
                                 for
                                     signal < rom_021 >.
545 \\ 546
          Found 5-bit register
                                 for
                                     signal < rom_022 > 1
          Found 5-bit register
                                for
                                     signal <rom_023>.
547
          Found 5-bit
                                     signal <rom_024>.
                       register
                                 for
548
          Found 5-bit
                                \mathbf{for}
                       register
                                     signal <rom_025>
549
          Found 5-bit
                       register
                                 for
                                     signal < rom_026 >.
          Found 5-bit
550
                       register for
                                     signal <rom_027>
551
          Found 5-bit register for
                                     signal < rom_028 >.
552
          Found 5-bit register for
                                     signal <rom_029>.
553
                                     signal <rom_030>
          Found 5-bit register
                                for
554
          Found 5-bit register
                                 for
                                     signal <rom_031>.
555
          Found 5-bit register for
                                     signal <rom_032>
          Found 5-bit register for signal <rom_033>.
```

```
\begin{array}{c} 557 \\ 558 \end{array}
           Found 5-bit register for signal <rom_034>.
           Found 5-bit register for signal < rom_035 >.
559
           Found 5-bit register
                                   for signal <rom 036>.
560
           Found
                 5-bit register
                                   for signal
                                                <rom_037>
561
           Found 5-bit
                        register
                                   for signal
                                                < rom_0 38 >.
                                   \mathbf{for}
                                        signal <rom_039>
562
           Found 5-bit
                         register
563
           Found 5-bit register
                                   for signal < rom_040 >.
564
           Found 5-bit register
                                   for signal <rom_041>.
565
           Found 5-bit register
                                   for signal <rom_042>.
566
           Found 5-bit
                        register
                                   for
                                        signal
                                                < rom_0 43 >.
567
           Found 5-bit
                         register
                                   \quad \quad \mathbf{for} \quad \quad
                                        signal
                                                <rom_044>
568
           Found 5-bit register
                                   for
                                        signal < rom_045 >.
569
           Found 5-bit register
                                   for
                                        signal <rom_046>.
570
           Found 5-bit register
                                   for
                                                < rom_0 47 >.
                                        signal
571
           Found 5-bit register
                                   \mathbf{for}
                                        signal
                                                < rom_0 48 >.
           Found 5-bit
572
                        register
                                   for
                                        signal
                                                < rom_0 49 >
573
574
           Found 5-bit register
                                   for
                                        signal < rom_050 >.
           Found 5-bit register
                                   for
                                        signal <rom_051>.
575
           Found 5-bit register
                                   for signal <rom_052>.
576
           Found 5-bit register
                                   \mathbf{for}
                                        signal
                                                < rom_0 53 >.
577
           Found 5-bit
                        register
                                   for
                                        signal
                                                < rom_-054 >
578
           Found 5-bit register
                                   for
                                        signal < rom_055 >.
579
           Found 5-bit register
                                   for
                                        signal <rom_056>.
580
           Found 5-bit register
                                   for
                                        signal <rom_057>.
581
           Found 5-bit register
                                   \quad \mathbf{for} \quad
                                                < rom_0 58 >.
                                        signal
582
           Found 5-bit
                        register
                                   for
                                        signal
                                                <rom_059>
583
                                   \mathbf{for}
           Found 5-bit register
                                        signal < rom_060 >.
584
           Found 5-bit register
                                   for
                                        signal <rom_061>.
585
           Found 5-bit register
                                   for signal <rom_062>.
586
                                   \quad \quad \mathbf{for} \quad \quad
           Found 5-bit register
                                                < rom_-063 >.
                                        signal
587
           Found 5-bit
                        register
                                   for
                                        signal
                                                <rom_064>.
588
           Found 5-bit register
                                   for
                                        signal <rom_065>.
589
           Found 5-bit register
                                   for
                                        signal < rom_066 >.
590
           Found 5-bit register
                                   for signal <rom_067>.
591
           Found 5-bit register
                                                <rom_068>.
                                   for
                                        signal
592
           Found 5-bit
                        register
                                   for
                                        signal
                                                <rom_069>
593
           Found 5-bit register
                                   \quad \mathbf{for} \quad
                                        signal < rom_070 >.
594
           Found 5-bit register
                                   for
                                        signal < rom_071 >.
595
           Found 5-bit register
                                   for signal <rom_072>.
596
                                   \mathbf{for}
           Found 5-bit register
                                        signal <rom_073>.
597
           Found 5-bit
                        register
                                   \mathbf{for}
                                        signal
                                                < rom_0 74 >.
598
           Found 5-bit register
                                   for
                                        signal <rom_075>
599
           Found 5-bit register
                                   for
                                        signal < rom_076 >.
600
           Found 5-bit register
                                   for signal <rom_077>.
601
                                        signal <rom_078>.
           Found 5-bit register
                                   for
602
           Found 5-bit
                        register
                                   for
                                        signal
                                                <rom_079>.
603
           Found 5-bit register
                                   \quad \quad \mathbf{for} \quad \quad
                                        signal < rom_080 >.
604
           Found 5-bit register
                                   for
                                        signal < rom_081 >.
605
           Found 5-bit register
                                   for signal <rom_082>.
606
           Found 5-bit register
                                   for
                                        signal <rom_083>.
607
           Found 5-bit register
                                   \quad \mathbf{for} \quad
                                        signal
                                                < rom_0 84 >.
608
           Found 5-bit register
                                   \quad \mathbf{for} \quad
                                        signal <rom_085>.
609
           Found 5-bit register
                                   for
                                        signal <rom_086>.
610
           Found 5-bit register
                                   for signal <rom_087>.
611
           Found 5-bit register
                                   for
                                        signal <rom_088>.
612
                 5-bit
           Found
                        register
                                   for
                                                < rom_0 89 >.
                                        signal
613
           Found 5-bit
                                   for
                        register
                                        signal
                                                <rom_090>
614
           Found 5-bit register
                                   for
                                        signal < rom_091 >.
615
           Found 5-bit register
                                   for
                                        signal <rom_092>.
616
                                        signal <rom_093>.
           Found 5-bit register
                                   for
           Found 5-bit register
                                   \quad \mathbf{for} \quad
                                                < rom_0 94 >.
                                        signal
           Found 5-bit register
618
                                   for
                                        signal
                                                <rom_095>.
619
           Found 5-bit register
                                   \mathbf{for}
                                        signal <rom_096>
620
           Found 5-bit register
                                   for signal <rom_097>.
621
                                        signal <rom_098>.
           Found 5-bit register
                                   for
622
                                   \mathbf{for}
                 5-bit
                                                < rom_0 99 >.
           Found
                        register
                                        signal
623
           Found 5-bit
                        register
                                   for
                                        signal
                                                <rom_100>.
624
           Found 5-bit register
                                   for
                                        signal <rom_101>.
625
           Found 5-bit register
                                   for signal <rom_102>.
6\overline{26}
           Found 5-bit register
                                   for
                                        signal <rom_103>.
627
           Found 5-bit register
                                   for
                                                < rom_1 04 >.
                                        signal
628
           Found 5-bit register
                                   for
                                        signal
                                                < rom_1 105 >.
629
           Found 5-bit register
                                   \quad \mathbf{for} \quad
                                        signal < rom_106 > 1
6\bar{3}0
           Found 5-bit register
                                   for
                                        signal <rom_107>.
631
           Found 5-bit
                        register
                                   for
                                        signal <rom_108>.
632
           Found 5-bit
                                   \mathbf{for}
                        register
                                        signal <rom_109>
633
           Found 5-bit
                        register
                                   \mathbf{for}
                                        signal
                                                < rom_1110 >.
           Found 5-bit
634
                         register
                                   for
                                        signal <rom_111>.
635
           Found 5-bit register
                                   for signal <rom_112>.
636
           Found 5-bit register for
                                        signal <rom_113>.
           Found 5-bit register
                                        signal <rom_114>.
                                   for
638
           Found 5-bit register
                                   for
                                        signal <rom_115>.
639
           Found 5-bit register for signal <rom_116>
640
           Found 5-bit register for signal < rom_117 >.
```

```
\frac{641}{642}
          Found 5-bit register for signal <rom_118>.
          Found 5-bit register for signal < rom_1119 >.
643
          Found 5-bit register for signal <rom 120>.
644
          Found 5-bit register for signal <rom_121>.
645
          Found 5-bit register
                               for signal < rom_122 >.
646
          Found 5-bit register for
                                    signal <rom_123>
647
          Found 5-bit register for signal <rom_124>.
648
          Found 5-bit register for signal <rom_125>.
649
          Found 5-bit register for signal <rom_126>.
650
                                    signal < rom_127 >.
          Found 5-bit register
                                for
651
          Found 5-bit register for
                                    signal <rom_128>
652
          Found 5-bit register for signal < rom_129 >.
65\bar{3}
          Found 5-bit register for signal <rom_130>.
654
          Found 5-bit register for signal <rom_131>.
655
          Found 5-bit register
                               for signal <rom_132>.
656
          Found 5-bit register for
                                    signal <rom_133>
657
          Found 5-bit register
                               for signal <rom_134>.
658
          Found 5-bit register for signal <rom_135>.
659
          Found 5-bit register for signal <rom_136>.
660
          Found 5-bit register
                               for signal <rom_137>.
661
          Found 5-bit register
                               for
                                    signal <rom_138>
662
          Found 5-bit register
                               for signal <rom_139>.
663
          Found 5-bit register
                               for signal <rom_140>.
664
          Found 5-bit register for signal <rom_141>.
665
          Found 5-bit register
                               for signal <rom_142>.
666
          Found 5-bit register
                               for
                                    signal <rom_143>
667
          Found 5-bit register
                               for signal <rom_144>.
668
          Found 5-bit register for signal < rom_145 >.
669
          Found 5-bit register for signal <rom_146>.
670
          Found 5-bit register for signal <rom_147>.
671
          Found 5-bit register
                               for
                                    signal <rom_148>.
672
          Found 5-bit register for signal <rom_149>.
673
          Found 5-bit register for signal <rom_150>.
674
          Found 5-bit register for signal <rom_151>.
          Found 5-bit register for signal <rom_152>.
676
          Found 5-bit register for
                                    signal <rom_153>.
677
          Found 5-bit register for signal <rom_154>.
678
          Found 5-bit register for signal <rom_155>.
679
          Found 5-bit register for signal <rom_156>.
680
          Found 5-bit register for signal <rom_157>.
681
          Found 5-bit register for signal <rom_158>.
682
          Found 5-bit register for signal <rom_159>.
683
          Found 5-bit register for signal <rom_160>.
684
          Found 3-bit comparator less for signal <state$cmp_lt0000> created at line 5441.
          Found 160-bit register for signal <sync_xor >.
686
                160-bit xor2 for signal <sync_xor$xor0000> created at line 5252.
687
          Found 160-bit register for signal <tmp>.
688
          Found 1-bit 5-to-1 multiplexer for signal <mp_0$mux0000> created at line 4915.
689
          Found 1-bit 5-to-1 multiplexer for signal <tmp_1$mux0000> created at line 4917.
690
          Found 1-bit 5-to-1 multiplexer for signal <tmp_10$mux0000> created at line 4935.
691
          Found 1-bit 5-to-1 multiplexer for signal <mp_100$mux0000> created at line 5115
692
          Found 1-bit 5-to-1 multiplexer for signal <tmp_101$mux0000> created at line
                                                                                         5117
693
          Found 1-bit 5-to-1 multiplexer for signal <tmp_102$mux0000> created at line 5119.
694
          Found 1-bit 5-to-1 multiplexer for signal <tmp_103$mux0000> created at line 5121.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_104$mux0000> created at line 5123.
696
                                              signal <tmp_105$mux0000> created at line
          Found 1-bit
                      5-to-1 multiplexer for
697
          Found 1-bit 5-to-1 multiplexer for
                                              signal <tmp_106$mux0000> created at line 5127
698
          Found 1-\mathrm{bit}\ 5-\mathrm{to}-1\ \mathrm{multiplexer} for signal <\mathrm{tmp}-107\$\mathrm{mux}0000> created at line 5129.
699
          Found 1-bit 5-to-1 multiplexer for signal <tmp_108$mux0000> created at line 5131.
700
          Found 1-bit 5-to-1 multiplexer for signal <tmp_109$mux0000> created at line 5133.
701
          Found 1-bit 5-to-1 multiplexer for signal <tmp_11$mux0000> created at line 4937.
702
          Found 1-bit 5-to-1 multiplexer for
                                              signal < tmp_110 mux0000 > created at line 5135
\frac{703}{704}
          Found 1-bit 5-to-1 multiplexer for signal <tmp_111$mux0000> created at line 5137.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_112$mux0000> created at line 5139
705
          Found 1-bit 5-to-1 multiplexer for signal <tmp.113$mux0000> created at line 5141.
706
          Found 1-bit
                                              signal <tmp_114$mux0000> created at line
                      5-\mathbf{to}-1 multiplexer for
707
                                              signal <tmp_115$mux0000> created at line
          Found 1-bit 5-to-1 multiplexer for
708
          Found 1-bit 5-to-1 multiplexer for
                                              signal <tmp_116$mux0000> created at line 5147.
709
          Found 1-bit 5-to-1 multiplexer for signal <tmp_117$mux0000> created at line 5149
710 \\ 711
          Found 1-bit 5-to-1 multiplexer for signal <tmp_118$mux0000> created at line 5151.
          Found 1-bit 5-to-1 multiplexer for
                                              signal <tmp_119$mux0000> created at line
712
                                              signal <tmp_12$mux0000> created at line 4939.
          Found 1-bit 5-to-1 multiplexer for
713 \\ 714
          Found 1-bit 5-to-1 multiplexer for
                                              {\tt signal} {\tt <tmp\_120$mux0000>} created at line 5155
          Found 1-bit 5-to-1 multiplexer for signal <tmp_121$mux0000> created at line 5157
715
716
          Found 1-bit 5-to-1 multiplexer for signal <tmp_122$mux0000> created at line 5159.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_123$mux0000> created at line 5161.
                                              signal <tmp_124$mux0000> created at line
          Found 1-bit
                      5-to-1
                             multiplexer for
718
          Found 1-bit 5-to-1
                             multiplexer for
                                              signal <tmp_125$mux0000> created at line
                                                                                         5165
719
          Found 1-bit 5-to-1 multiplexer for signal <tmp_126$mux0000> created at line 5167.
720 \\ 721
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal <tmp_127$mux0000> created at line 5169.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_128$mux0000> created at line 5171.
722
          Found 1-bit 5-to-1 multiplexer for signal <tmp_129$mux0000> created at line 5173.
\frac{723}{724}
          Found 1-bit 5-to-1 multiplexer for signal <tmp.13$mux0000> created at line 4941.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_130$mux0000> created at line 5175.
```

```
725
726
727
728
           Found 1-bit 5-to-1 multiplexer for signal <mp_131$mux0000> created at line 5177.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_132$mux0000> created at line
                                                                                                 5179
                                                  signal <tmp 133$mux0000> created at
           Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                                                           line
                                                                                                 5181.
          Found
                 1-bit
                        5-to-1 multiplexer
                                                  signal <tmp_134$mux0000> created at
                                                                                           line
                                              \mathbf{for}
                                                                                                 5183.
729
           Found
                 1 - bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                  {\bf signal~<} tmp\_135\$mux0000>~created~at
                                                                                           line
                                                                                                 5185
730
                                                  signal <tmp_136$mux0000> created at line
          Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                                                                 5187
731
          Found 1-bit
                        5-\mathbf{to}-1 multiplexer
                                              for
                                                  signal <tmp_137$mux0000> created at line
                                                                                                 5189
732
733
734
                                                  signal <tmp_138$mux0000> created at line
          Found 1-bit
                       5-to-1 multiplexer
                                              for
                                                                                                 5191.
          Found 1-bit
                                                  signal <tmp_139$mux0000> created at line
                        5-to-1 multiplexer
                                              for
                                                                                                 5193
                                                          <tmp_14$mux0000> created at line 4943.
           Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                  signal
735
736
           Found 1-bit
                                                  signal <tmp_140$mux0000> created at line
                        5\mathbf{-to}\mathbf{-}1
                                multiplexer
                                              for
                                                                                                 5195
          Found 1-bit
                       5-to-1 multiplexer
                                              for
                                                  signal <tmp_141$mux0000> created at line
                                                                                                 5197
\begin{array}{c} 7\overline{37} \\ 738 \end{array}
                                                  signal <tmp_142$mux0000> created at line
          Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                                                                 5199
          Found 1-bit
                        5-\mathbf{to}-1 multiplexer
                                                  signal <tmp_143$mux0000> created at line
                                              for
                                                                                                 5201.
739
           Found 1-bit
                        5-\mathbf{to}-1 multiplexer
                                              for
                                                  {f signal} <tmp_144$mux0000> created at
                                                                                           line
                                                                                                 5203
           Found 1-bit
740
                                                  signal < tmp_145 mux0000 > created at
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                                                           line
                                                                                                 5205
741
           Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                  signal <tmp_146$mux0000> created at line
                                                                                                 5207
742
743
744
          Found 1-bit
                       5-\mathbf{to}-1 multiplexer
                                              for
                                                  signal <tmp_147$mux0000> created at line
                                                                                                 5209.
                                                  signal <tmp_148$mux0000> created at line
          Found 1-bit
                        5-to-1 multiplexer
                                                                                                 5211.
                                             for
           Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                  signal < tmp_149 mux0000 > created at
                                                                                           line
\frac{745}{746}
           Found 1-bit
                                                          <tmp_15$mux0000> created at line 4945.
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                  signal
          Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                  {\bf signal~<} tmp\_150\$mux0000>~created~at~line
                                                                                                 5215
\begin{array}{c} 7\overline{47} \\ 748 \end{array}
          Found 1-bit
                        5-to-1 multiplexer
                                             for
                                                  signal <tmp_151$mux0000> created at line
                                                                                                 5217.
                                                  signal <tmp_152$mux0000> created at line
          Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                                                                 5219
749
           Found 1-bit
                        5-to-1 multiplexer
                                                  signal <tmp_153$mux0000> created at line
                                              for
                                                                                                 5221.
750
                                                  signal <tmp_154$mux0000> created at line
           Found 1-bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                                                                 5223
           Found 1-bit
                        5-\mathbf{to}-1 multiplexer
                                                                                                 5225
751
                                                  {\bf signal~<} tmp\_155\$mux0000>~created~at~line
                                              for
752
          Found 1-bit 5-to-1 multiplexer
                                              for
                                                  signal <tmp_156$mux0000> created at line
                                                                                                 5227
75\overline{3}
                                                  signal <tmp_157$mux0000> created at line
          Found 1-bit
                        5-\mathbf{to}-1 multiplexer
                                                                                                 5229
                                             for
754
           Found 1-bit
                        5-to-1
                                                  signal < tmp_158 mux0000> created at line
                                multiplexer
                                              for
                                                                                                 5231.
755
                                                          <tmp_159$mux0000> created at line
           Found 1-bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                  signal
                                                                                                 5233
756
          Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                  signal <tmp_16$mux0000> created at line 4947.
757 \\ 758
          Found 1-bit
                        5-to-1 multiplexer for
                                                  signal <tmp_17$mux0000> created at line
                                                                                                4949
                                                  signal <tmp_18$mux0000> created at line
          Found 1-bit
                        5-to-1 multiplexer
                                             for
                                                                                                4951
                                                  signal <tmp_19$mux0000> created at line
           Found 1-bit
                        5-to-1 multiplexer
                                              \quad {\bf for} \quad
760
                                                          <tmp_2$mux0000> created at line 4919.
           Found 1-bit
                                multiplexer
                                                  signal
           Found 1-bit
761
                        5-\mathbf{to}-1 multiplexer
                                              for
                                                  {f signal} <tmp_20$mux0000> created at line
                                                                                                4955
762
          Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                  signal <tmp_21$mux0000> created at line
                                                                                                4957
                                                  signal <tmp_22$mux0000> created at line
763
          Found 1-bit
                        5-to-1 multiplexer
                                             for
                                                                                                4959
                                                  signal <tmp_23$mux0000> created at line
           Found 1-bit
                        5-to-1 multiplexer
                                              \quad \quad \mathbf{for} \quad \quad
                                                                                                4961.
                                                          <tmp_24$mux0000> created at line
765
           Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                  signal
766
          Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                  {f signal} <tmp_25$mux0000> created at line
                                                                                                4965
767
          Found 1-bit
                        5-\mathbf{to}-1 multiplexer for
                                                  signal <tmp_26$mux0000> created at line
                                                                                                4967
768
                                                  signal <tmp_27$mux0000> created at line
          Found 1-bit
                       5-to-1 multiplexer
                                             for
                                                                                                4969
                                                  signal <tmp_28$mux0000> created at line
                        5-to-1 multiplexer
                                                                                                4971.
          Found 1-bit
                                              for
770
                                                          <tmp_29$mux0000> created at line
           Found
                 1-bit
                                multiplexer
                                                  signal
771
           Found 1-bit
                                                  signal <tmp_3$mux0000> created at line 4921.
                        5-\mathbf{to}-1 multiplexer
                                              for
772 \\ 773 \\ 774
          Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                  signal <tmp_30$mux0000> created at line
                                                                                                4975
                                                  signal <tmp_31$mux0000> created at line
          Found 1-bit
                        5-to-1 multiplexer
                                             for
                                                                                                4977
                                                  signal <tmp_32$mux0000> created at line
          Found 1-bit
                        5-to-1
                                                                                                4979.
                                multiplexer
                                             for
775
           Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                  signal <tmp_33$mux0000> created at line
776
          Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                  {f signal} <tmp_34$mux0000> created at line
                                                                                                4983
777
778
          Found 1-bit
                        5-to-1 multiplexer
                                              for
                                                  signal <tmp_35$mux0000> created at line
                                                                                                4985
                                                  signal <tmp_36$mux0000> created at line
          Found 1-bit 5-to-1 multiplexer for
                                                                                                4987.
                                                  signal <tmp_37$mux0000> created at line
          Found 1-bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                                                                4989
780
                                                          <tmp_38$mux0000> created at line
           Found
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                  signal
781
                                                  signal <tmp_39$mux0000> created at line
           Found 1-bit
                        5\mathbf{-to}\mathbf{-}1
                                multiplexer
                                              for
                                                                                                4993
782
          Found 1-bit
                        5-to-1
                                multiplexer
                                              for
                                                  {\bf signal~<} tmp\_4\$mux0000>~created~at~line~4923.
78\bar{3}
          Found 1-bit
                       5-to-1 multiplexer
                                             for
                                                  {f signal} <tmp_40$mux0000> created at line
                                                                                                4995
                                                  signal <tmp_41$mux0000> created at line
784
                        5 - \mathbf{to} - 1
                                                                                                4997
          Found 1-bit
                                multiplexer
                                             for
785
                                                  signal <tmp_42$mux0000> created at line
           Found 1-bit
                        5-to-1 multiplexer
                                              for
786
           Found 1-bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                  signal <tmp_43$mux0000> created at line
                                                                                                5001
787
           Found 1-bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                                  {f signal} <tmp_44$mux0000> created at line
                                                                                                5003
                                              for
788
          Found 1-bit 5-to-1 multiplexer for
                                                  signal <tmp_45$mux0000> created at line
                                                                                                5005
                                                  signal <tmp_46$mux0000> created at line
                                                                                                5007
          Found 1-bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                             for
790
                 1 - bit
                        5 - \mathbf{to} - 1
                                                          < tmp_47 mux0000> created at line
           Found
                                multiplexer
                                              for
                                                  signal
791
                                                          <tmp_48$mux0000> created at line
           Found 1-bit
                        5 - \mathbf{to} - 1
                                multiplexer
                                              for
                                                  signal
                                                                                                5011.
          Found 1-bit
792
                        5-to-1
                                multiplexer
                                              for
                                                  signal <tmp_49$mux0000> created at line
                                                                                                5013
793
          Found 1-bit 5-to-1 multiplexer
                                             for
                                                  {\bf signal~<} tmp\_5\$mux0000>~created~at~line~4925.
                                                  signal <tmp_50$mux0000> created at line
          Found 1-bit
                        5-to-1
                                multiplexer for
                                                                                                5015
795
                                                  signal <tmp_51$mux0000> created at line
                 1 - bit
                        5-to-1 multiplexer for
           Found
796
                                                  signal <tmp_52$mux0000> created at line
           Found 1-bit
                                multiplexer
                                              for
                                                                                                5019
797
798
           Found 1-bit
                        5-{\bf to}-1
                                multiplexer
                                                  {\bf signal~<} tmp\_53\$mux0000>~created~at~line
                                              for
                                                                                                5021
          Found 1-bit
                       5-to-1 multiplexer for
                                                  signal <tmp_54$mux0000> created at line
                                                                                                5023
799
                                                  signal <tmp_55$mux0000> created at line
                                                                                                5025.
          Found 1-bit
                        5-to-1
                                multiplexer for
800
           Found 1-bit
                        5\mathbf{-to}\mathbf{-}1
                                                  signal <tmp_56$mux0000> created at line
                                multiplexer for
                                                  signal <tmp_57$mux0000> created at line
801
           Found 1-bit
                                multiplexer
                                              for
                                                  signal <tmp_58$mux0000> created at line
                                multiplexer
802
          Found 1-bit
                        5-to-1
                                             for
                                                                                                5031
803
          Found 1-bit 5-to-1 multiplexer for
                                                  signal <tmp_59$mux0000> created at line
                                                                                                5033
804
                                                  signal <tmp_6$mux0000> created at line 4927.
           Found 1-bit
                       5-to-1
                                multiplexer for
                                                  signal <tmp_60$mux0000> created at line
           Found
                 1 - bit
                        5-\mathbf{to}-1 multiplexer for
                                                                                                5035
806
                                                  signal <tmp_61$mux0000> created at line
           Found
                 1 - bit
                                multiplexer
                                              for
                                                                                                5037
807
           Found 1-bit 5-to-1 multiplexer for
                                                  signal <tmp_62$mux0000> created at line
                                                                                                5039
808
          Found 1-bit 5-to-1 multiplexer for signal <tmp_63$mux0000> created at line
                                                                                                5041
```

```
809
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal <tmp_64$mux0000> created at line 5043.
810
          Found 1-bit 5-to-1 multiplexer for signal <tmp_65$mux0000> created at line
                                                                                           5045
811
          Found 1-bit 5-to-1 multiplexer for signal <tmp 66\sux 0000> created at line
                                                                                           5047.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_67$mux0000> created at line
813
          Found 1-bit 5-to-1 multiplexer for signal <tmp_68$mux0000> created at line
814
          Found 1-bit 5-to-1 multiplexer for signal <tmp_69$mux0000> created at line
                                                                                           5053
815
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal <mp_7$mux0000> created at line 4929.
816
          Found 1-bit 5-to-1 multiplexer for signal <tmp.70$mux0000> created at line 5055.
          Found 1-bit 5-to-1 multiplexer for signal <tmp.71$mux0000> created at line
818
          Found 1-bit 5-to-1 multiplexer for signal <tmp_72$mux0000> created at line
819
          Found 1-bit 5-to-1 multiplexer for
                                               signal <tmp_73$mux0000> created at line
                                                                                           5061
820
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal < tmp_74  mux0000> created at line
                                                                                           5063
821
          Found 1-bit 5-to-1 multiplexer for signal <tmp_75$mux0000> created at line
                                                                                           5065.
8\overline{2}\overline{2}
          Found 1-bit 5-to-1 multiplexer for signal <tmp_76$mux0000> created at line
823
          Found 1-bit 5-to-1 multiplexer for signal <tmp_77$mux0000> created at line
824
          Found 1-bit 5-to-1 multiplexer for signal <tmp_78$mux0000> created at line
                                                                                           5071
825
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal <tmp_79$mux0000> created at line
                                                                                           5073
8\overline{26}
          Found 1-bit 5-to-1 multiplexer for signal <tmp_8$mux0000> created at line 4931.
827
          Found 1-bit 5-to-1 multiplexer for signal <tmp_80$mux0000> created at line 5075
828
          Found 1-bit 5-to-1 multiplexer for signal <tmp_81$mux0000> created at line
829
          Found 1-bit 5-to-1 multiplexer for
                                               signal <tmp_82$mux0000> created at line
                                                                                           5079
830
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal <tmp_83$mux0000> created at line 5081.
831
          Found 1-bit 5-to-1 multiplexer for signal <tmp_84$mux0000> created at line 5083.
          Found 1-bit 5-to-1 multiplexer for signal <tmp_85$mux0000> created at line 5085.
832
833
          Found 1-bit 5-to-1 multiplexer for signal <tmp_86$mux0000> created at line
834
          Found 1-bit 5-to-1 multiplexer for signal <tmp_87$mux0000> created at line
835
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal <tmp_88$mux0000> created at line
                                                                                           5091
836
          Found 1-bit 5-to-1 multiplexer for signal <tmp_89$mux0000> created at line 5093.
837
          Found 1-bit 5-to-1 multiplexer for signal <tmp_9$mux0000> created at line 4933.
838
          Found 1-bit 5-to-1 multiplexer for signal <tmp_90$mux0000> created at line 5095
839
          Found 1-bit 5-to-1 multiplexer for signal <tmp_91$mux0000> created at line
840
          Found 1-bit 5-to-1 multiplexer for signal <tmp_92$mux0000> created at line 5099.
841
          Found 1-bit 5-to-1 multiplexer for signal <tmp_93$mux0000> created at line 5101.
842
          Found 1-bit 5-to-1 multiplexer for signal <tmp_94$mux0000> created at line 5103.
843
          Found 1-bit 5-to-1 multiplexer for signal <mp_95$mux0000> created at line 5105.
844
          Found 1-bit 5-to-1 multiplexer for signal <mp_96$mux0000> created at line 5107
845
          Found 1-bit 5-\mathbf{to}-1 multiplexer for signal <tmp_97$mux0000> created at line 5109.
846
          Found 1-bit 5-to-1 multiplexer for signal <tmp_98$mux0000> created at line 5111.
847
          Found 1-bit 5-to-1 multiplexer for signal <tmp.99$mux0000> created at line 5113.
848
          Summary:
849
                   1 Finite State Machine(s).
850
        inferred 2405 D-type flip-flop(s).
851
        inferred 1 Adder/Subtractor(s).
852
                   1 Comparator(s).
        inferred
        inferred 160 Multiplexer(s).
854
      Unit <private_matrix_s > synthesized.
855
856
857
     {\tt Synthesizing \ Unit < master\_rom >}.
858
          Related source file is "/home/stig/Documents/ttm4900/mqq_final/VHDL/master_rom.vhd".
859
     WARNING: Xst:646 - Signal <cnt> is assigned but never used. This unconnected signal will be trimmed
          during the optimization {f process}.
860
          Found 5-bit register for signal <db>.
Found 3-bit register for signal <ctrl>.
861
862
          Found 5-bit comparator less for signal <ctrl_0$cmp_lt0000> created at line 3239.
863
          Found 1-bit 8-\mathbf{to}-1 multiplexer for signal <db_0\$mux0001> created at line 49.
864
          Found 1-bit 8-\mathbf{to}-1 multiplexer for signal <db_1mux0001> created at line 49.
865
          Found 1-bit 8-to-1 multiplexer for signal <db.2$mux0001> created at line 49.
          Found 1-bit 8-to-1 multiplexer for signal <db-28mux0001> created at line 49.

Found 1-bit 8-to-1 multiplexer for signal <db-48mux0001> created at line 49.
866
867
868
          Summary:
869
        inferred 8 D-type flip-flop(s).
        inferred 1 Comparator(s).
inferred 5 Multiplexer(s).
870
871
      Unit <master_rom> synthesized.
873
874
875
      Synthesizing Unit <sequencer >.
          Related source file is "/home/stig/Documents/ttm4900/mqq-final/VHDL/sequencer.vhd".
          Found finite state machine <FSM_1> for signal <state>.
878
879
880
            Transitions
                                   9
881
            Inputs
                                  2
882
            Outputs
883
            Clock
                                   clk (rising_edge)
884
            Clock enable
                                   en_in (positive)
885
                                   reset (positive)
            Reset
886
            Reset type
                                   synchronous
887
            Reset State
                                   idle
            Power Up State
888
                                   idle
            Encoding
889
                                   automatic
890
            Implementation
                                 | LUT
```

```
892
           Found 32x1-bit ROM for signal <en_out_mux$mux0000> created at line 204.
893
           Found 1-bit register for signal <en_out>.
894
           Found 160-bit register for signal <output_seq>.
Found 5-bit up counter for signal <counter_1>.
895
896
           Found 5-bit register for signal <counter_2>.
897
           Found 5-bit adder for signal <counter_2$addsub0000> created at line 307.
898
           Found 5-bit comparator less for signal <counter_2$cmp_lt0000> created at line 306. Found 1-bit register for signal <en_out_mux>. Found 5-bit register for signal <Mtridata_mux31_out> created at line 139.
899
900
901
           Found 1-bit register for signal <Mtrien_mux31_out> created at line 139.
902
           Found 5-bit register for signal <mux2_out>.
903
           Found 5-bit tristate buffer for signal < mux31\_out >.
           Found 160-bit register for signal <regin>.
Found 160-bit register for signal <reg_out>.
904
905
906
           Found 1-bit register for signal <sel >.
907
           Found 5-bit register for signal <sync_mr>.
908
           Found 10-bit register for signal <to_master>.
909
           Summary:
910
         inferred 1 Finite State Machine(s).
911
         inferred
                     1 ROM(s).
912
913
                    1 Counter(s)
         inferred
         inferred 514 D-type flip-flop(s).
914
         inferred 1 Adder/Subtractor(s).
915
                     1 Comparator(s).
         inferred
916
         inferred
                     5 Tristate(s).
\begin{array}{c} 917 \\ 918 \end{array}
      Unit <sequencer> synthesized
919
920
      Synthesizing Unit <decryption >.
921
           Related source file is "/home/stig/Documents/ttm4900/mqq_final/VHDL/decryption.vhd".
922
           Found finite state machine <FSM_2> for signal <state>.
923
9\bar{2}4
             States
                                      10
9\bar{2}\bar{5}
             Transitions
                                      15
926
             Inputs
                                      5
927
                                      14
             Outputs
928
             Clock
                                      clk (rising_edge)
929
             Clock enable
                                      en_in (positive)
9\bar{3}0
                                      reset (positive)
             Reset
931
             Reset type
                                      synchronous
932
             Reset State
                                      idle
933
             Power Up State
                                      idle
934
             Encoding
                                      automatic
935
           Implementation
                                   LUT
936
937
           Found 160-bit register for signal <outputs>.
938
           Found 5-bit up counter for signal <count_s >.
939
           Found 5-bit register for signal <count_t>.
           Found 5-bit adder for signal <count_t$addsub0000> created at line 212. Found 160-bit register for signal <dec_output>.
940
941
942
           Found 13-bit register for signal <dob_vector_in >.
943
           Found 1-bit register for signal <en_in_dob>.
944
           Found 1-bit register for signal \langle en_in_pm_s \rangle
945
           Found 1-bit register for signal <en_in_pm_t>.
946
           Found 1-bit register for signal <en_in_seq >.
947
           Found 160-bit register for signal <seq_in >.
948
           Found 5-bit register for signal <shift_pms>.
949
           Found \ 5x3-bit \ multiplier \ \textbf{for signal} < shift-pms\$mult0000> \ created \ at \ line \ 267.
950
           Found 5-bit register for signal <shift_pmt>.
Found 5x3-bit multiplier for signal <shift_pmt$mult0000> created at line 210.
951
952
           Summary:
        inferred 1 Finite State Machine(s).
inferred 1 Counter(s).
953
954
955
         inferred 512 D-type flip-flop(s).
        inferred 1 Adder/Subtractor(s).
956
957
         inferred
                     2 Multiplier (s).
958
      Unit <decryption> synthesized.
959
960
961
962
     HDL Synthesis Report
963
964
      Macro Statistics
965
      \# ROMs
966
      32x1-bit ROM
                                                                       : 1
967
      # Multipliers
       5x3-bit multiplier
968
      # Adders/Subtractors
969
                                                                         4
970
      3-bit adder
                                                                       : 2
971
                                                                       : 2
      5-bit adder
      # Counters
973
       5-bit up counter
                                                                        : 2
                                                                        : 3018
974
      # Registers
      1-bit register
                                                                        : 2617
```

```
976 \\ 977
          160-bit register
          3-\operatorname{bit}\ \mathbf{register}
                                                                                       : 2
 978
          5-bit register
                                                                                       : 391
        # Comparators
                                                                                       : 4
 980
                                                                                         2
         3-bit comparator less
 981
         5-bit comparator less
                                                                                          2
 982
                                                                                       : 325
         # Multiplexers
 983
         1-bit 5-to-1 multiplexer
                                                                                       : 320
 984
         1-bit 8-to-1 multiplexer
                                                                                       : 5
 985
           Tristates
 986
          5-bit tristate buffer
 987
         # Xors
                                                                                       : 322
 988
          1-bit xor2
                                                                                       : 320
 989
          160-bit xor2
 990
 991
 992
 993
 994
                                           Advanced HDL Synthesis
 995
 996
 997
         Analyzing FSM <FSM_2> for best encoding.
 998
          \label{eq:condition} {\rm Optimizing} \ \ {\rm FSM} < {\rm state}/{\rm FSM} > \ \ {\bf on} \ \ \ {\bf signal} \ < {\rm state} \ [1:4] > \ \ {\bf with} \ \ {\rm sequential} \ \ {\rm encoding} \ . 
 999
1000
                               | Encoding
          State
1001
1002
                                   0000
1003
          send to pm t
                                   0001
1004
          recv_from_pm_t
                                  0010
1005
          send_to_dob
                                   0011
1006
          recv_from_dob
                                   0100
1007
          send_to_seq
                                  0101
1008
          recv_from_seq
                                   0110
1009
          send_to_pm_s
                                  0111
1010
                                   1000
          recv_from_pm_s
1011
                                  1001
1012 \\ 1013
         Analyzing FSM <FSM_1> for best encoding.
1014
         Optimizing FSM <SEQ/state/FSM> on signal <state[1:3] > with gray encoding.
1015
1016 \\ 1017
                               | Encoding
1018
          idle
                                   000
1019
          mux2_sel
                                  001
1020
          send_to_master
                                   111
1021
          recv_mr
                                   110
1022
1023
          mux31\_sel
                                  011
          sync
                                  010
1024
          push
                                  101
1025
1026
         Analyzing FSM <FSM_0> for best encoding.
\frac{1027}{1028}
         Optimizing \ FSM < PM\_T/ \ state / FSM > \ \textbf{on signal} \ < state [1:3] > \ \textbf{with} \ \ gray \ \ encoding \ .
          \label{eq:continuity} {\rm Optimizing} \ \ {\rm FSM} < {\rm PM\_S/state/FSM} > \ \ {\bf on} \ \ \ {\bf signal} \ \ < {\rm state} \ [1:3] > \ \ {\bf with} \ \ {\rm gray} \ \ {\rm encoding} \ . 
1029
1030
          State
                       | Encoding
1031
1032
           idle
                          000
1033
          andop
                          001
1034
          xoring
                          011
1035
          svnc
                          010
1036
          push_out | 110
1037
1038
         Loading \ device \ \textbf{for} \ application \ Rf\_Device \ from \ \textbf{file} \ \ '5\,vlx110t.nph' \ \textbf{in} \ environment \ /opt/Xilinx/10.1/ISE.
1039
1040
         Synthesizing (advanced) Unit <decryption >.
1041
           Found pipelined multiplier on signal <shift_pmt_mult0000>:
1042
                    pipeline level(s) found in a register on signal <count_t >.
        Pushing register(s) into the multiplier macro.

INFO: Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_shift_pms_mult0000 by adding 2 register level(s).
1043
1044
1045
        INFO: Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_shift_pmt_mult0000 by adding 2 register level(s).
        INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_shift_pms_mult0000 by adding 2 register level(s).
1046
1047
         \label{eq:Unit} \mbox{Unit $<$ decryption} > \mbox{ synthesized (advanced)} \,.
1048
1049
         Synthesizing (advanced) Unit <sequencer>.
        INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM < Mrom-en-out-mux-mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
1050
1051
         Unit <sequencer> synthesized (advanced).
1052
1053
1054
         Advanced HDL Synthesis Report
```

1055

```
1056 | Macro Statistics
1057
           # ROMs
1058
            32x1-bit ROM
                                                                                                               : 1
1059
           # Multipliers
1060
           5x3-bit multiplier
1061
            5x3-bit registered multiplier
1062
           # Adders/Subtractors
                                                                                                                 4
            3-bit adder
5-bit adder
1063
                                                                                                               : 2
1064
1065
           # Counters
1066
            5-bit up counter
1067
           # Registers
                                                                                                               : 5871
1068
            Flip-Flops
                                                                                                               : 5871
1069
           # Comparators
1070
            3-bit comparator less
1071
            5-bit comparator less
1072
                                                                                                               : 325
           # Multiplexers
1073
            1-bit 5-to-1 multiplexer
                                                                                                               : 320
1074
            1-bit 8-to-1 multiplexer
                                                                                                               : 5
1075
           # Xors
1076
            1-bit xor2
                                                                                                                  320
1077
            160-bit xor2
                                                                                                               . 2
1078
1079
1080
1081
1082
                                                          Low Level Synthesis
108\bar{3}
1084
           INFO: Xst: 2261 \ - \ The \ FF/Latch \ < count\_t\_3 > \ in \ Unit \ < decryption > \ is \ equivalent \ to \ the \ following \ FF/Latch \ ,
                      which will be removed : <Mmult_shift_pmt_mult0000_1>
1085
            INFO: Xst: 2261 - The FF/Latch < count\_t\_4 > in Unit < decryption > is equivalent to the following FF/Latch, which will be removed : < Mmult\_shift\_pmt\_mult0000\_0 > 
           1086
1087
           INFO: Xst: 2261 - The FF/Latch < count.t-1> in Unit < decryption> is equivalent to the following FF/Latch,
                     which will be removed : <\!M\,mult\_shift\_p\,mt\_mult0000\_3\!>
1088
           1089
           1090
1091
           Optimizing unit <decryption> ...
1092
1093
           Optimizing unit <dobbertin_rom> ...
1094
1095
            Optimizing unit <private_matrix_s> ...
           WARNING: Xst:1293 - FF/Latch <count_xor_2> has a constant value of 0 in block <pri>value of 0 in
1096
1097
                   FF/Latch will be trimmed during the optimization process.
1098
1099
           Optimizing unit <master_rom> ...
1100
\frac{1101}{1102}
           Optimizing unit <sequencer> ...
1103
           Mapping all equations . .
1104
           Building and optimizing final netlist ...
           Found area constraint ratio of 100 (+ 5) on block decryption, actual ratio is 18.
1106
           FlipFlop dob_vector_in_12 has been replicated 1 time(s)
1107
           {\tt FlipFlop\ dob\_vector\_in\_3\ has\ been\ replicated\ 1\ time(s)}
1108
           FlipFlop \ dob\_vector\_in\_4 \ has \ been \ replicated \ 10 \ time(s)
1109
           FlipFlop dob_vector_in_5 has been replicated 12 time(s)
1110
           FlipFlop dob_vector_in_6 has been replicated 9 time(s)
\frac{1111}{1112}
            FlipFlop dob_vector_in_7 has been replicated 10 time(s)
           FlipFlop dob_vector_in_8 has been replicated 9 time(s)
111\bar{3}
           {\tt FlipFlop\ dob\_vector\_in\_9\ has\ been\ replicated\ 6\ time(s)}
1114
           Final Macro Processing ...
1116
1117
1118
           Final Register Report
1119
1120
           Macro Statistics

    \begin{array}{r}
      1121 \\
      1122
    \end{array}

           # Registers
                                                                                                               : 5937
            Flip-Flops
                                                                                                               : 5937
1\overline{1}\overline{2}\overline{3}
1124
1126
1127
                                                              Partition Report
11\overline{28}
1130
           Partition Implementation Status
```

1132

```
\frac{1133}{1134}
          No Partitions were found in this design.
1135
1136
1137
\begin{array}{c} 1138 \\ 1139 \end{array}
                                             Final Report
1140
        Final Results
        RTL Top Level Output File Name
                                                     : decryption.ngr
1142
        Top Level Output File Name
                                                     : decryption
        Output Format
Optimization Goal
\begin{array}{c} 1143 \\ 1144 \end{array}
                                                     : NGC
                                                     : Speed
1145
        Keep Hierarchy
                                                     : NO
1146
1147
        Design Statistics
\begin{array}{c} 1148 \\ 1149 \end{array}
        # IOs
                                                     : 324
1150
        Cell Usage :
1151 \\ 1152
       # BELS
                                                     : 10493
               GND
                                                     : 1
1153
1154
                                                     : 3
                INV
        #
                LUT1
                                                     : 4
                                                     : 1848
\begin{array}{c} 1155 \\ 1156 \end{array}
        #
                LUT2
                LUT3
                                                     : 501
        #
1157
        #
                LUT4
                                                     : 412
1158
1159
1160
                LUT5
                                                     : 1443
                                                     : 5739
        #
                LUT6
                MUXCY
        #
                                                     · 10
1161
                MUXF7
        #
                                                     : 518
1162
                MUXF8
        #
1163
1164
                 VCC
        #
                XORCY
                                                     : 10
1165
1166
       # FlipFlops/Latches
                                                     : 5937
             FDE
                                                     : 161
       1#
1167
       #
                 FDR
1168
                FDRE
                                                     : 5775
1169
1170
1171
        # Clock Buffers
                                                     : 2
                BUFG
        #
                                                     · 1
                BUFGP
       #
                                                     : 1
1172
1173
1174
1175
1176
        # IO Buffers
                                                     : 323
              IBUF
                OBUE
                                                     . 161
1177
1178
        Device utilization summary:
1179
1180
1181
        Selected Device: 5vlx110tff1136-1
1182
1183
        Slice Logic Utilization:
1184
1185
1186
         Number of Slice Registers:
                                                         5937 out of
                                                                            69120
                                                                                         8%
        Number of Slice LUTs:
                                                          9950
                                                                 out of
                                                                            69120
                                                                                       14%
            Number used as Logic:
                                                          9950
                                                                 out of
                                                                            69120
                                                                                       14%
1187
1188
        Slice Logic Distribution:
        Number of LUT Flip Flop pairs used: 11463
Number with an unused Flip Flop: 5526
Number with an unused LUT: 1513
Number of fully used LUT-FF pairs: 4424
1189
1190
1191
                                                                  out of 11463
                                                                                        48%
                                                                  out of
                                                                           11463
                                                                                        13%
1192
                                                                                       38%
                                                                  out of 11463
1193
           Number of unique control sets:
1194
\frac{1195}{1196}
        IO Utilization:
                                                           324
        Number of IOs:
1197
         Number of bonded IOBs:
                                                           324 out of
                                                                              640
                                                                                       50%
1198
1199
        Specific Feature Utilization:
1200
        Number of BUFG/BUFGCTRLs:
                                                           2 out of
                                                                               32
                                                                                         6%
1201
1202
1203
        Partition Resource Summary:
1204
1205
1206
          No Partitions were found in this design.
1207
1208
1209
1210
1211
1212 \\ 1213
        TIMING REPORT
1214
        NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
1215
               {\bf FOR} ACCURATE TIMING INFORMATION PLEASE REFER {\bf TO} THE TRACE {\bf REPORT}
1216
               GENERATED AFTER PLACE-and-ROUTE.
```

```
\frac{1217}{1218}
        Clock Information:
1219 \\ 1220
1221
1222
1223
        Clock Signal
                                                           Clock buffer (FF name)
                                                                                          Load
        clk
                                                          BUFGP
                                                                                             5937
1224 \\ 1225
1226
1227
1228
         Asynchronous Control Signals Information:
        No asynchronous control signals found in this design
1229 \\ 1230
        Timing Summary:
1231
1232
1233
        Speed Grade: -1
1234
             Minimum period: 4.974 ns (Maximum Frequency: 201.045MHz)
            Minimum input arrival time before clock: 4.204ns
Maximum output required time after clock: 3.259ns
12\bar{3}5
1236
1237
1238
             Maximum combinational path delay: No path found
1239 \\ 1240
        Timing Detail:
1241
        All values displayed in nanoseconds (ns)
1242
1243
1244
         \label{thm:constraint: Default period analysis } \textbf{for } \operatorname{Clock} \ \ 'clk' \\ \\
           Clock period: 4.974 ns (frequency: 201.045MHz)

Total number of paths / destination ports: 102627 / 11860
1245
1246
1247
1248
        Delay:
                                     4.974 \, \text{ns} \, (\text{Levels of Logic} = 6)
1249
1250
           Source:
                                    dob_vector_in_8_5 (FF)
DR/db_2 (FF)
           Destination:
1251
           Source Clock:
                                     clk rising
1252
1253
1254
           Destination Clock: clk rising
           Data Path: dob_vector_in_8_5 to DR/db_2
1255
                                                                Net
                                                    Gate
1256
              Cell: in->out
                                      fanout
                                                  Delay
                                                             Delay
                                                                      Logical Name (Net Name)
\begin{array}{c} 1257 \\ 1258 \end{array}
               FDRE: C->Q
                                                   0 471
                                                              1.033 dob_vector_in_8_5 (dob_vector_in_8_5)
1259
                                                                      DR/db_2_or0000891 (DR/db_2_or0000_bdd170)
DR/db_2_or0000113148 (DR/db_2_or0000113148)
               LUT5: I0 ->O
LUT5: I3 ->O
                                             2
                                                   0.094
                                                             0.581
1260
                                                   0.094
                                                             0.789
                                             1
1261
               LUT5: I1->O
                                                   0.094
                                                                       DR/db_2_or0000113328 (DR/db_2_or0000113328)
                                                             0.480
                                             1
1262
               LUT6: I5->O
                                                   0.094
                                                                       DR/db_2_or0000113389 (DR/db_2_or0000113389)
                                                              0.480
                                                                      DR/db_2_or0000113402 (DR/db_2_or0000113402)
DR/db_2_or0000126880 (DR/db_2_or0000)
1263
               LUT6: I5->O
                                                   0.094
                                                             0.576
1264
               LUT6: I4->O
                                                   0.094
                                                             0.000
1265
               FDRE:D
                                                                       DR/db 2
                                                  -0.018
1266
1267
              Total
                                                   4.974\,\mathrm{ns} (1.035 ns logic, 3.939\,\mathrm{ns} route)
\frac{1268}{1269}
                                                              (20.8% logic, 79.2% route)
1270
1271 \\ 1272
        Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
           Total number of paths / destination ports: 1062 / 907
1273
1274
1275
         Offset:
                                     4.204\,\mathrm{ns} (Levels of Logic = 5)
                                     inputs <100> (PAD)
           Source:
1276 \\ 1277 \\ 1277
           Destination:
                                     shift_pmt_0 (FF)
           Destination Clock: clk rising
1\overline{278}
1279
1280
           Data Path: inputs <100> to shift_pmt_0
                                                   Gate
                                                                Net
1281
              Cell:in->out
                                                  Delay
                                                             Delay Logical Name (Net Name)
                                     fanout
1282
1283
1284
               IBUF : I ->O
                                                   0.818
                                                              0.576
                                                                       inputs_100_IBUF (inputs_100_IBUF)
                                                                       shift_pmt_mux0001 <0>1414_SW1 (N1367)
               LUT2: I0->O
                                             1
                                                   0.094
                                                             1.069
1285
                                                                       shift_pmt_mux0001 <0>1414 (shift_pmt_mux0001 <0>1414)
shift_pmt_mux0001 <0>1620 (shift_pmt_mux0001 <0>1620)
               LUT6: 10->0
                                             1
                                                   0.094
                                                             0.789
1286
               LUT6: I2->O
                                                   0.094
                                                             0.576
1287
               LUT6: I4->O
                                                                       shift_pmt_mux0001<0>11355 (shift_pmt_mux0001<0>)
                                                   0.094
                                                             0.000
1288
1289
               FDRE:D
                                                  -0.018
                                                                       shift_pmt_0
1290
                                                   \begin{array}{c} 4.204\,\mathrm{ns} \ (1.194\,\mathrm{ns}\ \mathrm{logic}\ ,\ 3.010\,\mathrm{ns}\ \mathrm{route}) \\ (28.4\%\ \mathrm{logic}\ ,\ 71.6\%\ \mathrm{route}) \end{array}
              Total
1291
1292
\frac{1293}{1294}
        Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
1295
           Total number of paths / destination ports: 160 / 160
1296
1297
                                     3.259\,\mathrm{ns} (Levels of Logic = 1)
1298
                                     outputs_159 (FF)
1299
                                     outputs <159> (PAD)
           Destination:
1300
           Source Clock:
                                     clk rising
```

```
\begin{array}{c} 1301 \\ 1302 \\ 1303 \\ 1304 \\ 1305 \\ 1306 \\ 1307 \\ 1308 \\ 1309 \\ 1310 \\ 1311 \\ 1312 \\ 1313 \\ 1314 \\ 1315 \\ 1316 \\ 1317 \\ 1318 \\ 1319 \\ 1320 \\ 1321 \\ 1322 \\ 1323 \\ 1324 \\ 1325 \\ \end{array}
                 Data Path: outputs_159 to outputs<159>
Gate Net
                      Cell: in->out
                                                         fanout
                                                                             Delay
                                                                                              Delay Logical Name (Net Name)
                      FDRE: C->Q
OBUF: I->O
                                                                  1 0.471
                                                                                              \begin{array}{ccc} 0.336 & \texttt{outputs\_159} & (\texttt{outputs\_159}) \\ & \texttt{outputs\_159\_OBUF} & (\texttt{outputs}<159>) \end{array}
                                                                             2.452
                                                                             3.259 ns (2.923 ns logic, 0.336 ns route)
(89.7% logic, 10.3% route)
                      Total
             {\tt Total\ REAL\ time\ to\ Xst\ completion:\ 19145.00\ secs}
             Total CPU time to Xst completion: 19061.31 secs
             Total memory usage is 1005084 kilobytes
             Number of errors : 0 (
Number of warnings : 4 (
' ' of infos : 14 (
                                                                           0 filtered)
0 filtered)
                                                                           0 filtered)
```