

# Linux Support for AVR32 UC3A

Adaption of the Linux kernel and toolchain

Pål Driveklepp Olav Morken Gunnar Rangøy

Master of Science in Computer Science Submission date: June 2009 Supervisor: Morten Hartmann, IDI Co-supervisor: Håvard Skinnemoen, Atmel

Norwegian University of Science and Technology Department of Computer and Information Science

## **Problem Description**

The goal of this project is to adapt the Linux kernel and a toolchain to support the Atmel AVR32 UC3A0512 microcontroller. This involves adaption of the GNU Compiler Collection (GCC) and associated tools, and the Linux kernel and drivers specific to the Atmel AVR32 UC3 CPU architecture. In addition, a set of useful applications should be selected, compiled and tested.

Assignment given: 15. January 2009 Supervisor: Morten Hartmann, IDI

## Abstract

The use of Linux in embedded systems is steadily growing in popularity. The UC3A is a series of high performance, low power 32-bit microcontrollers aimed at several industrial and commercial applications including Programmable Logic Controllers (PLCs), instrumentation, phones, vending machines and more. The main goal of this project was to complete the adaptation of the Linux kernel, compiler and loader software, in order to enable the Linux kernel to load and run applications on this device. In addition, a set of useful applications should be picked, compiled and tested on the target platform to indicate a complete software solution.

This master's thesis is a continuation, by the same three students, of the work of a student project during the fall of 2008. In this report we present in detail the findings, challenges, choices and and solutions involved in the working process. During the course of this project, we have successfully adapted the Linux kernel, and a toolchain for generating binaries loadable by Linux. A set of test applications have been compiled and tested on the resulting platform. This project has resulted in the submission of a revised patch series for the U-Boot boot loader, one patch series for Linux, and one for the toolchain. Requirements have been created, and tests for the requirements have been carried out. ii

## Preface

This master's thesis documents the work done by a group of three students working on their thesis assignment during the spring of 2009 at the Department of Computer and Information Science at the Norwegian University of Science and Technology.

We would like to thank Håvard Skinnemoen at Atmel Norway for his help and guidance, and Atmel for providing the required hardware. We would also like to thank our supervisor Morten Hartmann. A special thanks goes to Øyvind Rangøy, who took the time to read and comment errors in this report. iv

## Contents

$\mathbf{A}$	ibstract				
Pı	refac	ce			iii
С	onter	nts			$\mathbf{v}$
1	Intr	roduction			1
	1.1	Assignment			1
	1.2	Project continuation			2
	1.3	Interpretation			3
		1.3.1 Requirements			4
	1.4	Structure of this report		•	5
<b>2</b>	Bac	ckground			7
	2.1	Virtual memory			7
		2.1.1 Copy-on-write			8
	2.2	Memory Protection Unit (MPU)			9
	2.3	Unaligned memory copy			9
	2.4	Static Random Access Memory (SRAM)			9
	2.5	AVR32 Architecture			11
		2.5.1 Registers			11
		2.5.2 Instructions			14
		2.5.3 Sub-architectures			14
		2.5.4 Revisions			15
		2.5.5 Execution modes			15
		2.5.6 Exception and interrupt handling			16
	2.6	The AP7000 microcontroller			16
	2.7	The UC3A0512 microcontroller			17
		2.7.1 Logical layout			17
		2.7.2 Features			19
		2.7.3 Chip revisions			25
		2.7.4 AP7000 versus UC3A0512			25
	2.8	EVK1100			26

	2.9	JTAG	
	2.10		formats $\ldots \ldots 28$
		•	Terminology
			ELF
			FDPIC ELF         33
			Flat
			Comparison of binary formats
	2.11		
			Configuration
			Tasks         38
			uClinux
	9 19		$\begin{array}{c} \text{t} \\ $
	2.12		Contributions
	9 13		ain
	2.10		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
			Linux toolchain
			GCC
			GNU Binutils
			elf2flt
			Libraries
			GDB
	9.14		
		e	
	2.15		protocols
			$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	0.10		NFS
	2.16	-	source collaboration $\ldots \ldots 46$
			Git
			Merging with current versions
			Splitting up patches
			Patch submission format
			Signing your work
			Upstream
	2.17		us work
			AP7 series
			Linux support for MMU-less systems
			Implementations for other architectures
		2.17.4	SRAM expansion board 49
9	Terrer	longer	hation F1
3	-	lement	
	3.1		dology
		3.1.1	Setting goals and preliminary milestones
		3.1.2	Milestone identification and implementation

	3.1.3	Review	54
3.2	0.1.0	ted changes	
0.2	3.2.1	U-Boot	
	3.2.2	Select binary format	
	3.2.3		
	3.2.4	Toolchain	
	3.2.5	User space	
3.3		ppment setup	
0.0	3.3.1	JTAG	
	3.3.2	Serial cable	
	3.3.3	Networking setup	
3.4	U-Boc		
0.1	3.4.1	Network speed limiting	
	3.4.2	Adding the EVK1100 board to lists	
	3.4.3	Precedence safety fix	
	3.4.4	Esthetical and other minor changes	
	3.4.5	Auto detection of PHY address	
	3.4.6	Removal of bug workaround	
3.5		y format selection	
3.6	0	kernel	
0.0	3.6.1	Rebasing	
	3.6.2	Configuration files and make files	
	3.6.3	UC3A support	
	3.6.4	Cache	
	3.6.5	Clocks	
	3.6.6	Limiting network device speed	
	3.6.7	GPIO	
	3.6.8	LED device driver	
	3.6.9	Serial Peripheral Interface (SPI) with DMA support	
	3.6.10	Interrupt bug workaround	
	3.6.11	Memory to memory copying	
	3.6.12		
	3.6.13	User space memory access	
		Address space layout	67
	3.6.15	- ·	68
	3.6.16	FDPIC ELF	72
	3.6.17		73
	3.6.18	Use of existing macro	74
	3.6.19	Patch summary	74
3.7		nain adaptation	76
	3.7.1	GCC	76
	3.7.2	Binutils	78
	3.7.3	uClibc	82

		3.7.4	elf2flt	. 83
		3.7.5	PIE support	. 84
	3.8	SRAM	I optimization	. 84
		3.8.1	Routing of signals	. 85
		3.8.2	Joystick pull-up conflict	. 85
		3.8.3	LED resistor conflict	. 86
	3.9	SPI ch	ip enable	. 86
	3.10	BusyB	ΌΧ	. 88
	3.11	Obtain	ning and distributing source code	. 89
		3.11.1	Buildroot	. 89
		3.11.2	GCC	. 89
		3.11.3	GNU Binutils	. 90
		3.11.4	uClibc	. 90
		3.11.5	elf2flt	. 90
		3.11.6	U-Boot	. 90
		3.11.7	Linux	. 91
		3.11.8	BusyBox	. 91
4	Tost	ina an	ld results	93
Т	4.1	U-Boo		
	1.1	4.1.1	SPI support, requirement 1	
		4.1.2	Loading from DataFlash or SD card, requirement 2	
		4.1.3	Patch cleanup, requirement 3	
	4.2	Linux		
	1.2	4.2.1	Booting Linux kernel, requirement 4	
		4.2.2	Running user space binaries, requirement 5	
		4.2.3	Hardware support, requirement 6	
		4.2.4	Exceptions, requirement 7	
		4.2.5	Code submission, requirement 8	
	4.3	Toolch		
	-	4.3.1	Select binary format, requirement 9	
		4.3.2	Produce binaries, requirement 10	
		4.3.3	Produce libraries, requirement 11	
		4.3.4	Code submission, requirement 12	
	4.4		user space	
		4.4.1	BusyBox, requirement 13	
	4.5	Patch	submission feedback	
		4.5.1	U-Boot	. 99
		4.5.2	Linux	
		4.5.3	Toolchain	
5	Con	clusior	a	113

6	Fut	ure work	115
	6.1	U-Boot	. 115
	6.2	Linux	. 115
		6.2.1 PDCA support	. 115
		6.2.2 SPI support	. 116
		6.2.3 MPU support	. 116
		6.2.4 Support for on-chip devices	. 116
		6.2.5 Memory copy optimization	. 116
		6.2.6 Debug support	. 116
		6.2.7 FDPIC ELF support for systems with an MMU	. 117
	6.3	Toolchain	. 118
		6.3.1 Dynamic linking	. 118
		6.3.2 Error handling	. 118
	6.4	AVR32B series compatibility	
7	Bib	liography	121
Α	Acr	ronyms	123
В	U-E	Boot patch cleanup	127
	B.1		
	B.2	Add board to lists	. 128
	B.3	Precedence safety fix	. 128
	B.4	Board configuration	. 128
	B.5	Keeping lists sorted	. 129
	B.6	Removal of TODOs	. 129
	B.7	Coding style fixes	. 131
$\mathbf{C}$	Uns	submitted U-Boot changes	135
D	Linu	ux kernel patches	137
	D.0	Cover letter	. 137
	D.1	Network speed limiting	. 141
	D.2	Avoid register reset	. 141
	D.3	Split paging function	. 142
	D.4	Use task_pt_regs macro	. 143
	D.5	FDPIC ELF support	. 144
	D.6	Introduce cache and aligned flags	. 145
	D.7	Disable mm-tlb.c	. 146
	D.8	fault.c for !CONFIG_MMU	. 146
	D.9		
	D.10	0 MMU dummy functions	
		1 mm_context_t for !CONFIG_MMU	
		2  Add cache function stubs	

D.14 csum_partial: support for chips that cannot do unaligned accessesD.15 Avoid unaligned access in uaccess.hD.16 memcpy for !CONFIG_NOUNALIGNEDD.17 Mark AVR32B code with subarch flagD.18 mm-dma-coherent.c: ifdef AVR32B codeD.19 Disable ret_if_privileged macroD.20 AVR32A-support in KconfigD.21 AVR32A address space supportD.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.29 Board support for ATEVK1100	$154 \\ 155 \\ 156 \\ 157 \\ 157 \\ 158 \\ 158 \\ 160 \\ 160 \\ 161 \\$
D.16 memcpy for !CONFIG_NOUNALIGNEDD.17 Mark AVR32B code with subarch flagD.18 mm-dma-coherent.c: ifdef AVR32B codeD.19 Disable ret_if_privileged macroD.19 Disable ret_if_privileged macroD.20 AVR32A-support in KconfigD.21 AVR32A address space supportD.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	$155 \\ 156 \\ 157 \\ 157 \\ 158 \\ 158 \\ 160 \\ 160 \\ 161 \\$
D.17 Mark AVR32B code with subarch flagD.18 mm-dma-coherent.c: ifdef AVR32B codeD.19 Disable ret_if_privileged macroD.20 AVR32A-support in KconfigD.21 AVR32A address space supportD.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	156 157 158 158 160 160 161
D.18 mm-dma-coherent.c: ifdef AVR32B codeD.19 Disable ret_if_privileged macroD.20 AVR32A-support in KconfigD.21 AVR32A address space supportD.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	157 157 158 158 160 160 161
D.18 mm-dma-coherent.c: ifdef AVR32B codeD.19 Disable ret_if_privileged macroD.20 AVR32A-support in KconfigD.21 AVR32A address space supportD.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	157 157 158 158 160 160 161
D.20 AVR32A-support in KconfigD.21 AVR32A address space supportD.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	$158 \\ 158 \\ 160 \\ 160 \\ 161$
D.21 AVR32A address space supportD.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	158 160 160 161
D.22 Change maximum task size for AVR32AD.23 Fixrange_ok for AVR32A in uaccess.hD.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	160 160 161
D.23 Fixrange_ok for AVR32A in uaccess.h	160 161
D.24 Support for AVR32A entry-avr32a.SD.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	161
D.25 Change HIMEM_START for AVR32AD.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	
D.26 New pt_regs layout for AVR32AD.27 UC3A0512ES interrupt bug workaroundD.28 UC3A0xxx supportD.29 Board support for ATEVK1100	
D.27 UC3A0512ES interrupt bug workaround	170
D.28 UC3A0xxx support	170
D.29 Board support for ATEVK1100	171
	204
E PDCA, SPI and DataFlash support	207
F Toolchain patches	217
F.1 Coverletter	217
F.2 GCC changes	
F.3 GNU binutils changes	
F.4 uClibc changes	
F.5 Unsubmitted GCC change	
G Patch for elf2flt	233
H EVK1100 SRAM expansion board	237
I Test source code	239
I.1 Linux exception tests	
I.1.1 Unaligned read	
I.1.2 Unaligned write	
I.1.3 Invalid read $\ldots$	
I.1.4 Invalid write	
I.1.5 Invalid opcode (aligned)	
I.1.6 Invalid opcode (unaligned)	
I.2 Toolchain tests	241
I.2.1 Simple program	241 241
I.2.2 More complex program	241 241 241

x

J	Digi	ital appendices	<b>243</b>	
	J.1	Linux patches	. 243	
	J.2	U-Boot patches	. 243	
	J.3	U-Boot unsubmitted changes	. 243	
	J.4	Toolchain patches	. 243	
	J.5	elf2flt changes	. 243	
	J.6	SPI DMA changes	. 243	
		Tests		

## Chapter 1

## Introduction




Figure 1.1: U-Boot loading Linux on the UC3A

## 1.1 Assignment

This master's thesis is the continuation of an earlier project with unfinished goals. The project description was formulated by Atmel, and the requirements and goals were derived from it. In this master's thesis, we resume the work by continuing where the previous work was suspended.

Atmel's problem formulation, given as a an assignment proposition to us via our supervisor is quoted below. Figure 1.1 sums up the project concept in an informal illustration.

### Linux kernel support for Atmel AVR32 UC3 processors

The project's goal is to boot a Linux kernel on an Atmel AVR32 UC3A0512 microcontroller. In order to boot a Linux system, the following software requires specific adaption / porting:

1

- A boot loader. Das U-Boot is currently the only boot loader capable of loading AVR32 Linux.
- The Linux kernel. Obviously.
- A toolchain capable of generating "flat" binaries. On AP7, ELF binaries are used, but the Linux ELF loader does not support systems without an Memory Management Unit (MMU). The AP7 core includes an MMU, the UC3 core does not.
- Linux applications. This is the easy part, once all the other pieces are in place. But picking out a set of applications that is useful on specific UC3-based development boards is still a task that needs to be done.

The work will thus include adaption of the GNU Compiler Collection (GCC) and associated tools, boot loader, Linux kernel and driver-implementation specific to the Atmel AVR32 UC3 Central Processor Unit (CPU) architecture.

All work will be completed using Atmel's development boards and debugging tools, including ATEVK1100, JTAGICE mkII or AVRONE! All work will be covered by the GNU General Public License (GPL), as defined by the individual LICENSE and COPYRIGHTs of the projects and will be published in an open source context, through the AVR32 Community Website at http://www.avr32linux.org

A list of URLs to detailed descriptions of relevant projects were also given:

- Linux on UC3: http://avr32linux.org/twiki/bin/view/Main/LinuxOnUC3
- U-Boot bootloader: http://avr32linux.org/twiki/bin/view/Main/UBootOnUC3
- Linux kernel on UC3: http://avr32linux.org/twiki/bin/view/Main/LinuxKernelOnUC3

Håvard Skinnemoen was our contact at Atmel. He provided us with further specifications and guidance, and the necessary tools for the project.

## **1.2** Project continuation

This master's thesis picks up the threads from the project done by the same three students during the fall of 2008. At the beginning of the work with this thesis, the status could be summed up as follows:

- U-Boot was able to successfully load the kernel via Ethernet or serial port.
- Patches for U-Boot had been submitted, but never revised.
- The hardware setup in the boot sequence of the Linux kernel was partly adapted.

- Linux booted and gave output to the serial console, but halted when trying to load the first user space program (init).
- No patches for the Linux kernel had been assembled or submitted.
- No changes had been done to the toolchain.

Because we had the same main objectives in the project during the fall of 2008, much of the background material from that report is still relevant. Applicable parts of the background chapter have been reused, and new sections have been added. Sections written for the previous project that is still used in this report, is listed in table 1.1.

Section		Re-use
Section 2.4	SRAM,	Unchanged
Section 2.3	Unaligned memory copying,	Unchanged
Section 2.4	SRAM,	Unchanged
Section 2.5	AVR32 Architecture	Revised
Section $2.5.3$	Sub-architectures	Expanded
Section 2.6	AP7000	Unchanged
Section 2.7	The UC3A0512 microcontroller	Unchanged
Section 2.7.1	UC3a0512 logical layout	Revised
Section 2.7.2	Internal flash	Expanded
Section 2.7.2	EBI	Expanded
Section 2.7.2	SPI	Expanded
Section 2.7.4	AP7000 versus UC3A0512	Expanded
Section 2.9	JTAG	Unchanged
Section 2.11	Linux	Unchanged
Section $2.11.1$	Configuration	New
Section $2.11.2$	Tasks	New
Section $2.11.3$	uClinux	Revised
Section 2.12	U-Boot	Reduced
Section 2.13	Toolchain	Heavily reworked

Table 1.1: Sections reused

## **1.3** Interpretation

The initial goals and guidelines were defined by Atmel for the preceding student project of fall 2008, but as an independent university group we were free to modify the assignment in any way we wanted as long as our supervisor would approve that the educational goals were satisfied. However, there were no conflicts between our desired goals and the goals suggested by Atmel.

## 1.3.1 Requirements

This subsection groups and lists the requirements defined for this thesis. The requirements are based on the assignment previously formulated by Atmel, the unmet requirements and suggested future work from the previous project. All of the requirements assume the use of the EVK1100 evaluation kit with the UC3A0512 microcontroller. Requirements marked with <sup>1</sup> are unsolved by this project, and requirements marked with <sup>2</sup> are only partly fulfilled.

Software and hardware components involved are introduced in chapter 2.

#### **U-Boot**

- 1. SPI support (needed if the kernel is loaded from DataFlash or SD card, and for using the LCD display)<sup>1</sup>
- 2. Load Linux from DataFlash or SD memory card<sup>1</sup>
- 3. Clean up patches and commit a new version

#### The Linux kernel

The Linux kernel should have the following features:

- 4. The Linux kernel must be able to boot.
  - (a) Output to serial console
  - (b) Initialize networking
  - (c) Receive network configuration using DHCP.
  - (d) Mount necessary file systems:
    - i. NFS root file system.
    - ii. proc file system
    - iii. sysfs file system
    - iv. devpts file system
    - v. devshm file system
  - (e) Load and execute an init application.
- 5. The Linux kernel must be able to run user space binaries.
- 6. The Linux kernel must support the most central hardware located on the EVK1100. The following hardware were identified as central and important:
  - (a) Light Emitting Diodes (LEDs) to give status information (optional)
  - (b) DataFlash (optional)<sup>1</sup>
  - (c) LCD display (optional)<sup>1</sup>
  - (d) SD Card (optional)<sup>1</sup>

- (e) SPI (optional, needed for requirement 6b, 6c and  $6d)^1$
- (f) DMA (optional, suggested by requirement 6e)<sup>1</sup>
- (g) Network adapter
- 7. Exceptions must be handled.<sup>2</sup>
- 8. Resulting source code must be submitted to the appropriate source code maintainers.<sup>2</sup>

#### Toolchain

The toolchain should be adapted to be capable of generating executables for the UC3A running Linux. This involves the following:

- 9. A suitable binary format must be selected, this could be either:
  - (a) FDPIC ELF
  - (b) Flat
- 10. GCC must be able to generate statically linked executables.
- 11. GCC must be able to generate dynamically linked executables and libraries.<sup>1</sup>
- 12. Resulting source code must be submitted to the appropriate source code maintainers.<sup>2</sup>

## Linux applications

13. A shell and tools for basic file manipulation, user management and networking should be able to compile, load and run. This includes tools like ls, cp, cat, grep, find, mkdir, rm, rmdir, df, du, vi, diff, adduser, passwd, mount, less, ifconfig, telnet server, free, ps and a shell (ash/hush/msh)

## **1.4** Structure of this report

This chapter has introduced the assignment, continuation of the previous project, our interpretation, the scope of the project, and a formal requirements specification formulated from the assignment. Chapter 2 introduces the concepts, software and hardware components involved in the development process. The last section of chapter 2 also explores previous work relevant to this project.

Chapter 3 describes in detail the work carried out, the decisions made and the arguments for these. The requirements have been tested, and the tests and results are listed in chapter 4. This chapter also presents some of the feedback from our code submissions. In chapter 5 we conclude the project as a whole. Chapter 6 discusses further work that should be carried out in the future, either by us or others. The final chapter, chapter 7, lists our references.

Note that a list of acronyms is included as the first appendix, appendix A. Most of our patches are included in the appendices. The schematics for the expansion board, and the source code for some of the tests are also included in as appendices. A digital appendix with all submitted and unsubmitted patches for U-Boot, Linux, uClibc, GNU Compiler Collection (GCC) and GNU Binutils also accompanies this report.

# Chapter 2 Background

This chapter gives an introduction to the devices, tools, hardware and software relevant to this project. It also describes the fundamental concepts necessary to understand the problems addressed.

The first four sections of this chapter introduce memory management concepts, alignment issues for memory access, and describes SRAM, the memory type of main focus in this report.

Section 2.5 to 2.9 introduces the AVR32 architecture and relevant Atmel products, including the JTAG, the UC3A0512 microcontroller and its sibling, the AP7000.

Section 2.10 introduce file formats for executables and shared libraries we have looked at. An introduction to Linux is given in section 2.11.

The generic introduction to Linux and uClinux is from the earlier project, but the technical details are written for this project. This section is followed by an introduction to the boot loader, Das U-Boot, in section 2.12.

The toolchain that is used for developing Linux for the chip is presented in section 2.13.

The next section, section 2.14 introduces BusyBox, which was used during this project.

The next section, section 2.15 give a short introduction to the networking servers used to support the board during boot and runtime.

A short introduction to open-source collaboration software and principles is given in 2.16. Git, the software system used for revision control of the source code is briefly introduced in section 2.16.1.

Finally, previous related work is presented in section 2.17

## 2.1 Virtual memory

The contents of this section is based on [19]. Virtual memory is a method for abstracting memory addresses used in programs from their physical addresses. This allows each separate application to have its own private address space, which in turn can be used to enforce memory protection. This is typically implemented with a Memory Management Unit (MMU). With a virtual memory system, two separate address spaces needs to be considered – the virtual address space, and the physical address space. The physical address space refers to the physical memory, while the virtual address space is per-application.

The MMU's task is to translate virtual addresses to physical addresses. It works by splitting the memory area into separate pages, where each page is a fixed size. A quick survey of the Linux source code shows that typical page sizes for various architectures are 4096 and 8192 bytes.




Figure 2.1: Simplified operation of an MMU

Figure 2.1 shows the operation the MMU does when translating a virtual address. It splits the virtual address into two parts – the page number, and the offset into the page. The page number will be looked up in a page directory. The page directory contains the mapping from virtual addresses to physical addresses. The physical address retrieved from the page directory will be combined with the offset into the page to form the physical address.

The page directory contains information about each page, such as whether it is present, and what types of access is allowed to this page. For example, an application can be allowed to read from a page, but not write to it. Invalid accesses to the page will trigger an exception that the operating system can handle.

#### 2.1.1 Copy-on-write

Copy-on-write is a method for saving memory by sharing equal pages between different applications. When two applications load the same part of a file into memory, they can be shared until one of the applications tries to modify it. This is implemented by the operating system by marking the page as read-only when the sharing begins. When one of the applications writes to a read-only page, it will be copied, and the data will be written to the new copy of the page. Since much of the memory contains code that is never written to, copy-on-write can save a significant amount of memory.

## 2.2 Memory Protection Unit (MPU)

Without an MMU, all applications must share the same physical address space. If one application is flawed or malicious, the application may read from or write to any memory location. By doing this, the application could potentially sabotage or access any information about the kernel or any process. An MPU[5] provides a way of protecting the processes from each other by having dedicated hardware checking the address of every memory access. The MPU is usually configured by setting up a number of allowed memory areas, and an exception is generated if the application attempts to access memory outside these areas.

Usually, because MPUs are implemented in hardware, only a limited set of allowed/disallowed memory areas can be configured simultaneously. To work around this, it is possible trap the exception, and replace an old memory area with a new new memory area if a memory area not listed in the MPU is accessed. This allows an operating system to support a more or less unlimited set of memory areas.

## 2.3 Unaligned memory copy

The way processors copy blocks of data from one position in memory to another is vital for performance, and is handled differently depending on the architecture. Some processors can only read and write whole words (32 bits) if they are aligned on word boundaries. Others have optimized hardware instructions for unaligned accesses. Figure 2.2 shows an example of how 10 bytes can be copied between unaligned addresses. Processors that can not perform unaligned accesses must copy these 10 bytes one at a time. If a processor supports halfword copying, the data can be copied one halfword at the time, if both the source and destination address are even or odd. When a processor has support for unaligned accesses, the usual approach for the software is to copy single bytes or halfwords until either the source or the destination are aligned.

## 2.4 Static Random Access Memory (SRAM)

SRAM, often just called static memory, has a relatively simple memory interface. It consists of  $n_a$  address lines,  $n_d$  data lines and three control signals. The control lines are a chip enable signal, a read signal and a write signal.

The number of data lines is usually either 8, 16 or 32. It is possible to connect two SRAM chips in parallel to double the number of data bits. For example, by connecting two 8-bit SRAM chips so that they share all lines except the data lines, they will behave like a single 16-bit SRAM chip. See appendix H for an example of this setup.




Figure 2.2: Copying of unaligned memory blocks

When the chip enable signal is asserted, a read can be done by placing the address on the address bus, and then setting the read signal. The SRAM chip will then place the requested data on the data lines. Similarly a write can be done by placing the data on the data lines, and the address on the address lines, and then setting the write signal. A read operation is shown in figure 2.3.




Figure 2.3: Example SRAM read cycle

Reads and writes with SRAM chips are not instantaneous, but require some time to complete. Each SRAM chip has its own specific timing requirements. The requirements define the relationship between the different signals to the SRAM chip. These requirements can for example say that the read signal must be set for at least 7 ns before data will be valid.

## 2.5 AVR32 Architecture

The contents of this section regarding AVR32 is based on [5], unless otherwise stated.

The AVR32 architecture is a 32 bit load/store RISC architecture by Atmel, designed with emphasis on low power consumption. AVR32 is not binary compatible with 8/16 bit AVR microcontrollers. It was first launched in 2006 with the AVR32 AP core.

The AVR32 architecture defines an optional Java extension module. This module is not available on the microcontroller used during this project, and will therefore not be discussed any further.

## 2.5.1 Registers

The AVR32 architecture has 16 registers, shown in figure 2.4, with 13 of these being purely general purpose. The remaining three are the program counter, the stack pointer and the link register. The link register is used to hold the return address of the current function. This reduces the amount of stack accesses required for function calls, since simple function calls do not need to access the stack at all. Both the stack pointer and the link register can also be used as general purpose registers.

An interesting feature of the architecture is that all instructions that accept register operands can take any register. This includes the program counter, the link register or the stack pointer. This means that a jump can be implemented in the following way:

1 <b>lsl</b>	r10, 2
2 add	pc, pc, r10

What this code does is: pc = pc + r10 \* 4




Figure 2.4: Registers in the AVR32 architecture

#### System registers

In addition to the normal registers there are a large number of system registers. Most of these are used for accessing the configuration and status of various features on the processor. Exception vectors, MMU and MPU are examples of features that can be configured with these registers.

One of the system registers is the status register. This register is shown in figure 2.5. It is split into two parts – the upper and lower halfword. User applications can only access the lower halfword.

The lower halfword contains several flags set by results of arithmetic and logical operations, such as a zero flag, an overflow flag, and several others. These flags are used by conditional branches and operations. The lock-bit is used to implement atomic operations, the scratch bit can be used for any purpose by applications, and the register remap flag is used by the Java extension module.

The upper halfword contains the status of the processor. Among other things this includes the current execution mode and whether interrupts and exceptions are enabled.




Figure 2.5: The AVR32 status register

#### **Register shadowing**

Another feature of the AVR32 architecture is register shadowing. When the processor changes to an interrupt execution mode (see 2.5.5), it may replace some part of the register file with one reserved for that mode. Also, whenever the CPU changes from application mode, the user-mode stack-pointer is replaced with a system stack pointer.

There are three levels of shadowing: small, half and full. In mode small, no general purpose registers are shadowed. In mode half, registers r8 to r12 and the link register are shadowed. With full, registers r0 to r12 and the link register are shadowed. This is illustrated in figure 2.6.

Small	Half	Full
R0	R0	R0 INTx
R1	R1	R1_INTx
R2	R2	R2_INTx
R3	R3	R3_INTx
R4	R4	R4_INTx
R5	R5	R5_INTx
R6	R6	R6_INTx
R7	R7	R7_INTx
R8	R8_INTx	R8_INTx
R9	R9_INTx	R9_INTx
R10	R10 INTx	R10 INTx
R11	R11_INTx	R11_INTx
R12	R12 INTx	R12 INTx
LR	LR_INTx	LR_INTx
SP_SYS	SP_SYS	SP_SYS
PC	PC	PC

Figure 2.6: Register shadowing in the AVR32 architecture

This feature makes it possible to handle some interrupts without having to access memory. If the registers are not shadowed, they must be saved to the stack before being used. If this is not done, the interrupt handler may overwrite or change registers in use by a running application. This may then lead to incorrect execution of the application.

#### 2.5.2 Instructions

The AVR32 architecture specification defines 214 instructions. Each instruction in the AVR32 architecture is either two or four bytes wide. Many instructions have multiple different encodings. For example, some instructions has a two-byte encoding for small immediate values, and a four-byte encoding for larger immediate values. Also, some instructions may take one or two operands. For example, the ADD instruction has a two-byte variant with Rd = Rd + Rs, and a four-byte variant with Rd = Ra + (Rb << shift).

#### 2.5.3 Sub-architectures

There are two different sub-architectures of the AVR32 architecture; AVR32A and AVR32B. Figure 2.7 shows the structure of the AVR32 sub-architecture hierarchy, and the UC3A0512 and AP7000 microcontrollers are shown as examples of implementations. AVR32A targets cost sensitive, lower-end applications and AVR32B targets applications where low interrupt latency is important. Since the AVR32A architecture is simpler than the AVR32B architecture, the hardware implementation of it is simpler, and lower power consumption is achievable.




Figure 2.7: Relationships between the AVR32 architectures and implementations

The main difference between AVR32A and AVR32B is the method of interrupt and exception handling. The difference is in the way the state is saved and restored when control is transferred to and from the exception and interrupt handlers. This topic will be discussed in more detail in section 2.5.6. Because the AVR32B architecture is




Figure 2.8: AVR32 feature variations [8][7]

focused on interrupt latency, dedicated registers are implemented for holding the status register and return address for interrupts, exceptions and supervisor calls. The AVR32A architecture also does not implement register shadowing of any registers except for the stack pointer.

Three properties that are not defined by the sub-architecture, are the presence of cache and MMU, and the ability to perform unaligned memory access. These properties are defined by the implementation of the CPU core. Figure 2.8 shows how these three properties can vary and potentially be implemented in eight different combinations. As depicted in the figure, AP7 implements all of these features, and the UC3 none. This difference may be significant in the adaptation of the Linux kernel. For a comparison of the AP7 and UC3 implementations AP7000 and UC3A0512, see section 2.7.4.

#### 2.5.4 Revisions

There are two revisions of the AVR32 instruction set, revision 1 and revision 2. Revision 2 introduces 15 new instructions. One of these instructions load an immediate value into the upper halfword of a register. The others are for conditional operations, such as conditional loads and stores and conditional add, sub, and such instructions.

#### 2.5.5 Execution modes

The AVR32 architecture defines eight different execution modes. These are:

- Application mode
- Supervisor mode

- Four interrupt levels
- Exception mode
- Non-maskable interrupt

The mode can be changed by executing certain instructions, or as a result of signals from events occurring outside the CPU core (interrupts, exceptions etc). Each mode has a designated priority that determines whether execution can be interrupted to switch to another mode. In other words, execution in a mode with a certain priority will be interrupted if an event occurs that is handled in a mode with higher priority.

When running in application mode, the processor restricts access to various system registers, and the top half of the status register. This makes it possible to prevent applications from tampering with the CPU state and the execution of the kernel.

#### 2.5.6 Exception and interrupt handling

There are two sources of "breaks" in the instruction flow. These are interrupts and exceptions. Interrupts are typically external events, while exceptions are internal events.

The AVR32 architecture implements exception handling by jumping to specific addresses when an exception occurs. The base address of the exceptions is configurable through a system register. There are four bytes between most exceptions, which is big enough for a jump instruction. Some of the more performance critical exceptions have more space between them. These are those that deal with updating the Translation Lookaside Buffer (TLB) on systems with MMU.

Interrupts in the AVR32 architecture are handled mostly in the same way as exceptions. However, the jump offset is configurable. The jump offset for each interrupt group can be set to an offset based on the exception vector.

The process for handling interrupts or exceptions varies between the AVR32A and AVR32B architecture. The AVR32B architecture has extra system registers for saving the return address and status register for each execution mode. The AVR32A architecture on the other hand does not have those extra registers. Instead, they are pushed onto the stack.

## 2.6 The AP7000 microcontroller

The AP7000, released in 2006, was the first microcontroller that implemented the AVR32 architecture. It was based on a new CPU core, named AP7. "AP" stands for Application Processor, and the microcontroller was meant for network and multimedia applications.

The AP7000 microcontroller runs at up to 150 MHz, and can execute 210 Dhrystone MIPS at that speed. The AP7 core implements a 7-stage pipeline with three subpipes – the multiply, the execute and the data pipe. Instructions are issued in-order, but can be completed out-of-order.

The AP7 core implements the more complex of the two AVR32 sub-architectures – the AVR32B architecture. It has separate instruction and data caches, each of them 16 KB. It also has support for a MMU, with a 32-entry TLB.

In addition to the CPU core, this microcontroller has a number of on-chip peripherals, including serial ports, Ethernet Media Access Controller (MAC)s, USB, and several others. U-Boot and Linux has been ported to this microcontroller previously, more about this in section 2.17.

## 2.7 The UC3A0512 microcontroller



Figure 2.9: The UC3A0512 chip

This section is based on [8]. The AT32UC3A0512 (figure 2.9) microcontroller is part of a new product line released by Atmel in 2007. These microcontrollers were based on a new core – the UC3 core. The UC3 core is the first CPU core based on the AVR32A architecture. It is used in two series of microcontrollers – the UC3A series and the UC3B series. The main differences between the two series of microcontrollers are what on-chip peripherals are available. The UC3A series is the most feature-rich of the two series[6], described as "Communication Family". The UC3B series lacks three features that are found in the UC3A series. This is the external memory interface, the Ethernet interface, and the Audio Bitstream DAC.

The UC3A series focus on high performance, low power 32-bit microcontrollers and is aimed at several industrial and commercial applications including PLCs, instrumentation, phones, vending machines and more.[6]

#### 2.7.1 Logical layout

Figure 2.10 shows the logical layout of the UC3A0512 microcontroller. There are four internal buses in the microcontroller, including the CPU local bus. Because of a bug in the chip, the CPU local bus was never used during this project, and it has been excluded from the figure.

The High Speed Bus Matrix (HSB) is the main bus of the chip. It is implemented as a many-to-many connector with a number of bus masters and slaves. Each bus master can read or write data to any of the slaves. Each slave is responsible for a subset of




Figure 2.10: UC3A0512 microcontroller (based on several figures in [8])

the address space. With one exception, all memory access has to go through the HSB. The exception is that there is a shortcut for the CPU core to the internal SRAM, which permits single-cycle access to the internal SRAM.

The following devices are connected to the HSB:

- Ethernet MAC (master): Reads and writes packets to memory.
- USB (master): Reads and writes packets to memory.
- USB (slave): Allows access to the packet buffers in the USB interface.
- EBI (slave): Allows access memory connected connected to the EBI bus.
- Flash (slave): Allows access to the internal flash memory.
- Peripheral DMA controller (master): Reads and writes data from/to peripheral devices.
- OCD (master): Allows debugger reads and writes to different peripherals and memory banks.
- CPU instruction (master): Reads CPU instructions.
- CPU data (master): Reads and writes data to different memory banks.
- Internal SRAM (slave): Allows access to the internal SRAM on the chip.

There are two peripheral buses: Peripheral Bus A (PBA) and Peripheral Bus B (PBB). The different peripherals are connected to the peripheral buses, which in turn are connected to the High Speed Bus (HSB) through bridges.

Note that the bridges act as slave devices on the HSB. The bridge itself is the sole master device on the peripheral bus. This means that it is impossible for devices only connected to the peripheral buses to access main memory.

The different devices expose data and configuration registers on the peripheral bus. These can be read and written by the CPU, or any other device able to act as a master on the HSB bus.

The Peripheral DMA Controller (PDC) is a device which can copy between data registers of different devices and main memory. This allows the CPU to offload the work required to receive and send data via the data registers of the devices. The different devices signal the PDC when they are able to receive or send more data. The PDC will then either copy data from main memory to the data register, or copy data from the data register to main memory. The PDC is connected to the HSB, and is able to access both main memory and the devices data registers through this bus.

## 2.7.2 Features

There are a number of features on the UC3A0512 microcontroller which may be of interest to us. In this section we will introduce them, and discuss why they may be of interest, and how we can use them.

## Internal flash

The UC3A0512 microcontroller has 512 KB of internal flash (hence the "512" in its name). The microcontroller starts execution at address 0x80000000, which is the starting address of the internal flash. Therefore, the internal flash has to be programmed to be able to use this microcontroller. Different memories are mapped to separate areas in the physical address space available. Figure 2.11 shows the layout of the physical address space in the UC3A0512. Note that the memory areas may be missing or have different sizes in other UC3A microcontrollers (UC3Axxxx).




Figure 2.11: UC3A0512 physical memory map

Since the internal flash is a non-volatile internal memory of convenient size, it is a good option for an area to store the boot loader in. It could also potentially be used to store the Linux kernel, if we could get the kernel small enough to fit in the available space. The U-Boot boot loader (see section 2.12), uses the internal flash to save configuration options and user settings.

Flash is written in whole pages, and a page must be erased before a new can be written. On the UC3A0512, each flash page is 512 bytes. To write a flash page, data is added to a page buffer, and a write command is issued.

### Internal SRAM

There are 64 KB of internal SRAM available on the UC3A0512. This is the only Random Access Memory (RAM) guaranteed to be available at start-up. Accesses to the internal SRAM take a single cycle to complete, and each access is word-sized (32 bits).

Since it is the only RAM guaranteed to be available at start-up, using it for the boot loader is a natural choice. The datasheet recommends to use it for the system stack, since it is the fastest memory available on the chip. Due to the multi-threaded nature of the Linux kernel, this may be difficult – if not impossible – to accomplish. Therefore we consider this to have a low priority.

#### External Bus Interface (EBI)

The EBI is a coordinator for a collection of Input/Output (IO) lines, and ensures successful data transfer between external devices and the microcontroller. The EBI has one Synchronous Dynamic Random Access Memory (SDRAM) controller and one SRAM controller muxed on a common output. These are together capable of handling several types of of external memory and devices, such as SRAM, Programmable Read-Only Memory (PROM), Erasable Programmable Read-Only Memory (EPROM), Electrically Erasable Programmable Read-Only Memory (EPROM), Flash, and SDRAM. The EBI is capable of simultaneously handling transfers with up to four external devices with Static Memory Controller (SMC) interface<sup>1</sup>. One of these four "channels" can be set to SDRAM mode. Each device is memory mapped in its own address space.

Technical data:

- 16 bit data bus
- 24 bit address bus
- Four chip select lines
- Several control pins

The data and address lines are shared between the different memory controllers, and some of the control lines are also shared.

#### External SDRAM

The SDRAM controller in the EBI supports 2 or 4 banks, with up 8192 rows and up to 2048 columns per bank. Each access can be for either 16 or 32 bits. The total amount of SDRAM is limited to 128 MB by the size of the memory segment reserved in the physical memory map of the microcontroller.

There is a bug in the SDRAM controller in all current revisions of the UC3A0512 (see 2.7.3). This bug makes running code from SDRAM unreliable. There is currently no workaround for this problem, and leaves SRAM and internal or external flash as the only memories from which these chips can execute code from. The properties and capabilities of SDRAM will therefore not be described in detail.

<sup>&</sup>lt;sup>1</sup>According to the datasheet it should be five. Based on the address memory map, we believe this is wrong.

# External SRAM

External SRAM is interesting to us because of the SDRAM bug mentioned in section 2.7.2. Because the SDRAM controller is faulty, the only way to get enough memory to run U-Boot and Linux is to use RAM compatible with the SMC in the EBI. For this reason, Atmel provided us with a memory expansion card with SRAM and flash during previous work. This is why SRAM is used as the main memory throughout this project. The expansion card is described in section 2.17.4.

External SRAM can be connected to the UC3A0512 by using the SMC interface in the EBI. In the SRAM interface on the UC3A0512, the control lines are active low. See section 2.4 for a general introduction to SRAM. There are four chip-selects available, each of which allows for up to 16 MB of SRAM to be connected. The total possible amount of SRAM is therefore 64 MB.

On the UC3A0512, the SRAM timings are configured by specifying the waveforms for the different control signals. Read and write cycles have separate configurations, and can have entirely different timings, including the total length of the read or write cycle. For each read or write cycle there are five configuration values, and together they describe the total cycle. These are shown in figure 2.12.




Figure 2.12: UC3A0512 SRAM timing configuration


#### Network Media Access Controller (MAC)

Both the AP7000 and the UC3A0512 microcontrollers have on-chip Ethernet controllers called MACs. The specific MAC implementation in the UC3A0512 is by Atmel given the name MACB. In this report we will use the abbreviation MACB when referring to Atmel's implementation. The MACB can be used in conjunction with an external chip to provide Ethernet connectivity. The external chip that handles the physical layer of the Ethernet connection is called a PHY. Different PHY chips provides different physical layers, for example Ethernet over copper wires and Ethernet over fiber.

The PHY is connected to the Ethernet controller through either a Media Independent Interface (MII) or Reduced Media Independent Interface (RMII) bus. The MII bus requires 17 wires, while the RMII bus requires 10 wires. 4 wires are used in each direction for data transfers with a MII bus, while 2 wires are used with a RMII bus. To transmit 100 Mbit per second, a MII bus requires a clock rate of 25 MHz, while a RMII bus requires a 50 MHz clock.

In both the MII bus and the RMII bus, two lines are used for a management of the PHY. These two lines can be shared between multiple PHYs, though this feature is not used by the AP7000 or UC3A0512 microcontrollers. To allow for sharing of the management bus, each PHY has its own address. There are 32 different addresses, allowing for up to 32 PHYs to share once management bus. Figure 2.13 show the communication lines between the microcontroller and the PHY respectively.

RMII-Mode



MII-	Mode	
------	------	--




Figure 2.13: RMII and MII connection

#### Serial Peripheral Interface (SPI)

The microcontroller has several SPI interfaces. SPI is a full duplex synchronous serial data link for communicating with external peripherals or devices. SPI is a de facto standard that typically uses four wires[8]: one for each direction of data, one clock line and one chip selection line for every slave. Figure 2.14 shows how multiple devices on the EVK1100 are connected to the microcontroller. The EVK1100 will be introduced further in section 2.8. If all the slaves support "daisy chaining", the slaves can be connected in a loop and share the chip selection line. Daisy chaining is not relevant for this project and will not be discussed any further.

SPI support and utilization is listed as a requirement 1 and 6e in section 1.3.1.




Figure 2.14: SPI connections on the EVK1100

#### General Purpose Input/Output (GPIO) controller

There is a GPIO controller on the UC3A0512 that controls the output of most of the pins on the chip. Different functions can be selected for each physical pin. In addition to the GPIO function of the pins, up to three other functions for different peripherals can be selected. The GPIO function of a pin is set by enabling the pin as a GPIO pin. The peripheral function can be set by disabling the GPIO function of the pin, and then selecting a peripheral function.

We are mainly interested in the peripheral function of the pins, and selecting which peripheral function each pin should employ. Typical peripheral functions we are interested in are the EBI bus and the serial port. There are also some LEDs, buttons and a joystick connected to the chip, which can be used through the GPIO controller. The LEDs may be useful, for example as indicators of the system state, or status lights during boot.

#### Universal Serial Bus (USB)

The UC3A0512 has a built in USB interface that is able act both as a device and a host (not simultaneously). It has a built-in PHY that takes care of the transmission on the physical medium, so the only external components required for USB to work are a few resistors, and optionally a connector. The USB unit on the chip has been extended with USB On-The-Go support since the AP7000 was made. USB On-The-Go is a relatively new standard that combines lower power requirements and a small form factor for connectors and cables with host capability and dynamic switching between host and peripheral mode[24].

Support for USB under Linux would definitively be a useful feature. Linux already supports the internal USB interface in the AP7000[1], but the driver needs to be tested on the UC3A0512 microcontroller, and adapted if necessary. Because the UC3A series also have the On-The-Go capability, the driver may need significant extensions and changes in order to work.

## 2.7.3 Chip revisions

The microcontroller that will be used during this project is an engineering sample. The part number printed on the package of engineering samples of UC3 microcontrollers are suffixed ES, which makes the part number UC3A0512ES. There are several highly significant design errors in this particular revision of the chip. Design errors that may be relevant to this project are listed here. These can be found in the errata list in [8]. Note that the errata numbering is based on the numbers found in revision F (08/08) of the datasheet. The numbers may change between revisions of the datasheet, as more errata are added.

- SPI interface bugs (erratum 41.4.1)
- Two NOPs needed after instructions masking interrupts (erratum 41.4.5.5)
- Processor reports wrong processor ID (erratum 41.4.5.1)
- Bus error during debug mode causes processor to stop responding to debug commands (erratum 41.4.5.2)
- CPU cannot operate on a divided slow clock (erratum 41.4.5.12)
- Code execution from external SDRAM does not work (erratum 41.4.6.1)
- Memory Protection Unit is not functional (erratum 41.4.5.7)
- Peripheral Bus A maximum frequency is 33MHz instead of 66MHz (erratum 41.4.8.4)
- On some rare parts, the maximum HSB and CPU is 50MHz instead of 66MHz (erratum 41.4.8.6)
- Corrupted read in flash after FLASHC WP, EP, EA, WUP, EUP commands may happen (erratum 41.4.12.4)
- Stalled memory access instruction write-back fails if followed by a HW breakpoint (erratum 41.4.14.1)

## 2.7.4 AP7000 versus UC3A0512

Table 2.1 shows a rough comparison between the AP7000 and the UC3A0512. One very important difference is that the UC3A0512 does not have an MMU. It also has a shorter pipeline and does not have any cache.

A significant difference between the AP7000 and the UC3A0512 is that the UC3A0512 does not support unaligned memory reading or writing. In the example in figure 2.2,

Feature	AP7000	UC3A0512
Cache	YES	NO
Frequency	150MHz	66MHz
Pipeline	7-stage	3-stage
Dhrystone MIPS	210@150MHz	91@66 MHz
Internal SRAM	32kB	64kB
Internal Flash	0kB	512kB
Unaligned memory access	YES	NO
Memory Management Unit	YES	NO
Memory Protection Unit	NO	YES
Ethernet MAC 10/100	YES	YES
Java Hardware Acceleration	YES	NO
Read-Modify-Write instructions	NO	YES

Table 2.1: AP7000 vs UC3A0512 comparison table [7, 8, 9]

the UC3A0512 is capable of per-halfword copying everything except for the first and the last byte. The UC3A0512 is capable of doing halfword copying like this whenever both input addresses are odd or even.

There are also several other similarities and differences in the available peripherals. Without going into much detail, we can mention the following:

- The power manager, which is responsible for clock generation to various peripherals, is mostly the same.
- The interrupt controller is the same.
- The Ethernet MAC controller is the same.
- The Parallel Input/Output controller on the AP7000 has been replaced with a General Purpose Input/Output controller
- Several peripherals are not included on the UC3A0512, such as the MultiMediaCard interface, the LCD controller, the PS/2 module.

# 2.8 EVK1100

The EVK1100 is an evaluation kit for the UC3A microcontroller series, and can be seen in figure 2.16. Like most Atmel products, the name is often prefixed with "AT" (AT-EVK1100), but the name EVK1100 will be used throughout this report. The EVK1100 and other development/evaluation kits mentioned in this report will often simply be referred to as "boards". The EVK1100 has a UC3A0512 microcontroller and several devices, peripherals and connectors. The features of the EVK1100 that are most important in regards to this project are the clocks, the serial port and the Ethernet peripherals and connectors. Figure 2.15 shows a simplified block diagram of the organization of the




Figure 2.15: The main components of the EVK1100

most central components of the EVK1100. The figure also illustrates how some devices and peripherals share the same bus lines.

The three buses labeled in this figure are introduced in section 2.7.2. The network controller is a DP83848I from National Semiconductor and is connected to the micro-controller via an RMII bus. This is the same PHY as on Atmel's NGW100 network gateway kit, which is already supported by U-Boot and Linux. The RMII connection bus and the impacts of using it is explained in detail in section 2.7.2.

The JTAG connector is essential for programming and debugging. Power connectors and regulators are obviously also a necessity.

Located on the underside of the EVK1100 is a 32MB SDRAM chip. This memory was never used during this project due to a bug in the microcontroller (described in section 2.7.3). In newer revisions of the microcontroller, when this bug is corrected, the SDRAM will be very useful. The evaluation kit also has many other interesting and useful features including a Liquid Crystal Display (LCD) display, a Secure Digital (SD) card slot, LEDs, microswitches, a potentiometer, a joystick and a light sensor.



Figure 2.16: The EVK1100 evaluation kit with expansion board (right), connected to the JTAGICE MKII (left)

# 2.9 JTAG

JTAG is a hardware interface that provides a "back door" into a system for testing, analyzing behavior and debugging. Atmel's own JTAG device, called JTAGICE MKII, was at our disposal. The JTAGICE MKII supports On-chip debugging of all AVR and AVR32 microcontrollers with IEEE 1149.1 compliant JTAG interface. It is connected to a computer using either a serial or USB cable and is supported by both Windows and Linux. Under Linux, a command line application named avr32program is used to program microcontrollers via the JTAGICE MKII, and avr32gdbproxy enables a proxy for debugging with GNU Debugger. For more about GNU Debugger (GDB), see section 2.13.7.

# 2.10 Binary formats

This section will introduce the file formats for executables and shared libraries we have looked at. The Linux kernel has support for the following binary formats:

- Executable and Linkable Format (ELF)
- Function Descriptor Position Independent Code (FDPIC) ELF
- Flat
- A.out
- SOM

We focused on the ELF format already supported by the AVR32B architecture, and its derivative, the FDPIC ELF format. The FDPIC ELF format is a variant of the ELF format, and is designed to run on MMU-less systems.

We also looked into the Flat format, which is a simple binary format for MMU-less systems.

## 2.10.1 Terminology

In this section we will introduce the terminology we use to describe binary formats. An overview of the terminology is shown in figure 2.17.




Figure 2.17: Terminology for binary formats

#### Process

A running instance of an executable. This is typically an application which is loaded into memory together with all shared libraries used by it.

#### Executable

An executable refers to a program file, which can be loaded into memory and executed.

#### Shared library

A shared library is a file with code and data which can be shared between several processes. A typical example of a shared library is the C library, which provides programs with the standard C functions, such as printf, exit and sleep. A program can link to several shared libraries, and each shared library can link to other shared libraries.

# Module

A module refers to a single loadable file with code and data. It can either be a shared library or an executable.

#### Segment

This is a loadable part of a module. It refers to a block of code and/or data. This block is loaded at a specific address, and will have specific access rights. Typical examples are code-segments, which are readable and executable, and data segments, which are readable and writable.

On some architectures there are advantages to a more fine-grained separation, with separation into three segments: code, read-only data and read-write data. If the processor supports it, these segments can be given different permissions, so that data can never be executed. However, on systems without MMU or MPU, such separation does not increase security, since there is no memory protection.

#### 2.10.2 ELF

The ELF[16] format was developed by UNIX System Laboratories, and in 1999 it became the standard format for Unix-like systems, possibly due to the 86open project group's effort. The 86open project group was formed in 1997 to discuss the need for a standard binary executable for x86 based unix systems. This project group were dissolved when the vendors orginally forming the group had chosen the Linux ELF format.

The ELF format is described in the System V ABI specification[21]. ELF files are usually created by the assembler and linker during the build process. ELF files can provide either a link view (2.19(a)), an executable view (2.19(b)) or both. The link view is used when the linker combines several ELF files into one ELF file, while the executable view is used when loading an ELF file for execution. The executable view is used in both shared libraries (called shared objects in ELF), and executables.

There are three main types of ELF object files:

- **Executable file.** These are the program files that are loaded by the operating system.
- Shared object file, which are the ELF shared libraries. These files are usually loaded by the dynamic linker when a program is executed, but can also be linked into an executable file while compiling the executable.
- **Relocatable file.** These files are intermediary files used when compiling programs. It is typically the compiler which generates these files, and then the linker will combine several of them into the final executable.

Figure 2.19 is an example of an ELF file. This example is based on an statically linked version of BusyBox. It shows the relationship between sections and segments. In this example there is an additional segment defined in the program header which is not shown, namely the stack. The stack is given with a filesize set to zero, but a memsize set to the wanted stack size. This is used to tell the loader to allocate memory for the stack when the program is loaded.

ELF Header	ELF Header
Program header table	Program header table
optional	
Section 1	Segment 1
Section header table	Section header table
	optional
(a) Link	(b) Executable view

Link view		File on disk	Exe	Executable view				
Name	Off	Size	Offset	Type	Offset	VirtAddr	FileSiz	Me
			0x000000 File headers	LOAD	0x000000	0x001000	0x03266c	0 >
			0x000034 Program headers					
.rela.dyn	0x000094	0x000000	0x000094					
.init	0x000094	0x000010						
.text	0x0000a4	0x03114c						
.fini	0x0311f0	0x000010						
.rodata	0x031200	0x000368						
.rofixup	0x031568	0x001104						
.data.rel.ro	0x03266c	0x000344	0x03266c	LOAD	0x03266c	0x03466c	0x0013a0	0 x
.got	0x0329b0	0x000e4c						
.data	0x0337fc	0x000210						
.bss	0x033a0c	0x014f4c						
.comment	0x033a0c	0x000d02	0x033a0c					
.debug_aranges	0x03470e	0x000020						
.debug_pubnames	0x03472e	0x000020						
.debug_info	0x03474e	0x000579						
.debug abbrev	0x034cc7	0x00015a						
.debug_line	0x034e21	0x00018e						
.debug frame	0x034fb0	0x004e18						
.debug_str	0x039dc8	0x000136						
.debug_loc	0x039efe	0x0005ea						
.debug_ranges	0x03a4e8	0x0000b0						
.shstrtab	0x03a598	0x0000e4						
.symtab	0x03aa3c	0x007e70						
.strtab	0x0428ac	0x0061b4						

Figure 2.19: Object example (BusyBox)

#### Sections and segments

The sections are generated by the compilers, and form the individual parts of the relocatable file. Code, read-write data, read-only data, relocation info, debugging info and various other information is stored in individual sections. The linker will take equal sections from the all of its input files, and combine into one larger section. For example, it will combine all the sections with code into one big section. Later, the sections with equal access permissions (i.e. read-only, executable, read-write) will be combined into segments for the executable view.

#### Program header

The program header is a list of the segments in the file. For each segment, it contains a description of the segment, which will be used to load the segment into memory. The elements in this description is listed below:

- type tells what kind of segment it is.
- offset is the start address within the file for the segment
- vaddr is the virtual address where the segment should be located within memory
- paddr is reserved for the segments physical address for systems where it is needed.
- filesz is the size used by the segment in the file (may be zero).
- memsz is the size used by the segment in memory (may be zero)
- flags contains permission (read, write, execute) for the segment
- align contains the alignment necessary for this segment.

The memory size of a section may be larger than its file size. The remaining bytes in the section will then be padded with zero-bytes. This is used by data segments where variables are initialized to zero, and thus provides a simple way of saving disk space.

#### Loading and execution

The Linux kernel will identify an ELF file based on the first four bytes of the file. These bytes are {0x7f, 'E', 'L', 'F'}. Once the file is identified as an ELF file, the kernel will find the program header, and iterate over the segments listed there. Each segment will be loaded according to the descriptions in the headers. When all the segments are loaded, the kernel will transfer control to the new program.

## Dynamic linking

An ELF binary using dynamic linking has a special program header that indicates which dynamic linker should be used. The dynamic linker is a program that knows how to load shared libraries, and link the executable with them at runtime. The Linux kernel will load both the original program, and the dynamic linker. Instead of passing control to the original program, the dynamic linker will be executed first. The dynamic linker will then do the actual loading and linking of the shared libraries.

Shared libraries and programs which use dynamic linking contains a segment with information for the dynamic linker. This is known as the DYNAMIC section. The DYNAMIC section contains relocation information, information about shared functions, and information about libraries used.

The dynamic linker will use this information to locate the libraries the program should use. It will then load those libraries. Sometimes the dynamic linker is unable to load the libraries at exactly the address they have requested in the program headers. In those cases it will use the relocation information stored in the DYNAMIC section of those libraries to relocate the library to a different address.

The program needs to be able to access functions and data in the shared libraries. Information about what functions and data is used is stored in the DYNAMIC section. The dynamic linker will find the parts of the program that needs to be updated to access the functions and data, and insert the correct reference.

#### 2.10.3 FDPIC ELF

The FDPIC ELF format is an adaption of the ELF format. Its purpose is to be able to execute ELF files on platforms without MMU support. Our main source of information about the FDPIC ELF format was [13].

#### Memory layout

FDPIC ELF files can be loaded into memory in two different ways. If the file has a constant-displacement flag set, all the segments in the file will be loaded into one contiguous block of memory. If the constant-displacement flag is unset, each segment will be loaded separately.




Figure 2.20: Memory layout of three programs without MMU

Figure 2.20 shows an example where three processes are running, and the constantdisplacement flag is unset. Two of the processes are instances of **Program A**, and one process is an instance of **Program B**. All processes share a common library.

As shown in the figure, we have only one address space which is shared by all the processes. Only read-only segments can be shared between different processes. The code segments, which are read-only, are shared between the processes, while each process has its own copy of the data segments.

The challenge is that processes cannot make any assumptions about where each segment will be loaded. The typical situation is that each module has two segments – one segment for code and read-only data, and one segment for read-write data. The code which is running from the code segment needs to be able to locate its variables stored in the data segment. It also needs to be able to locate the address of functions in shared libraries.

The solution to this is to have a table in each module known as the "Global Offset Table", or Global Offset Table (GOT) for short. This is a table with offsets to various functions and variables. The table is stored in the data segment, and will be updated with current addresses of functions and variables during the startup of the program. The offset of this table is stored in a dedicated register. Whenever the application needs to access its data segment, it will look up the address of the variable in the GOT.

Calls between different modules need special handling. Because each module has its own GOT, the register which contains the current address of the GOT needs to updated with the address of the GOT from the new module. To accomplish this, the GOT address for the module containing the function is loaded into the register before the function is called. The old value is restored when the function returns.

In addition to the addresses in the GOT, there may be other addresses in the data segment which needs to be updated. Example:

const char \*messages[] = {"OK", "Msg1", "Msg2"};

This will create an array with addresses to three strings. The addresses will be invalid when the program is loaded, and will therefore need to be updated. To update these addresses, there is a **rofixup** list in the program file. This list contains the location of all addresses that needs to be updated. The **rofixup** list is stored in the code segment of the file, and can therefore be reached by using a relative reference once the program has been started.

#### Stack

In addition to the memory layout differences, there is another difference between normal ELF files and FDPIC ELF files. If the processor running the application has an MMU, the operating system can grow the stack dynamically as the program uses it. This is infeasible without an MMU, so the stack has to be allocated before the program is started, and it has to be big enough to fit the requirements of the program.

In a FDPIC ELF file, there must be a program header which indicates how big the stack must be. The operating system will then allocate a stack with the required size for the program. The program header with the stack has the type PT\_GNU\_STACKSIZE.

## Loading and execution

When the Linux kernel detects a FDPIC ELF file, it will start by loading the program header. It will check whether the file has the constant-displacement flag set. If the flag is set, it will iterate over all the segments in the file, and determine how big a memory area is needed for all the segments. The memory area will be allocated, and then all segments will be loaded with the offset and size which is specified in the segment list.

If the constant-displacement flag is unset, each segment will be loaded independently of all others. Some of the segments may then be shared with other processes.

After the program is loaded, the kernel will transfer control to the program. To allow the program to relocate itself, a loadmap is included as a parameter to the program. The loadmap describes where the various segments are located in the memory.

```
/* segment mappings for ELF FDPIC libraries/executables/interpreters */
struct elf32 fdpic loadseg {
                                   /* core address to which mapped */
        Elf32_Addr
                        addr:
        Elf32_Addr
                                  /* VMA recorded in file */
                        p_vaddr;
        Elf32_Word
                                  /* allocation size recorded in file */
                        p_memsz;
}:
struct elf32_fdpic_loadmap {
        Elf32_Half
                                   /* version of these structures, just in case...
                        version;
            */
        Elf32_Half
                        nsegs;
                                   /* number of segments */
        struct elf32_fdpic_loadseg segs[];
};
```

The program will first locate the **rofixup** list. This can be done by using relative addressing – the **rofixup** list is stored in the code segment, and will have a constant

displacement from the initialization code. The program will iterate over the **rofixup** list, and update all the locations listed in that list with new addresses. Once this is done, the program is ready to begin execution.

#### Dynamic linking

The dynamic linking of FDPIC ELF binaries is done in mostly the same way as the dynamic linking of normal ELF binaries. The Linux kernel will load the dynamic linker in addition to the normal program, and pass control to the dynamic linker. The dynamic linker will receive a reference to both its own loadmap and the loadmap for the program which is executed.

It will load shared libraries, relocate them as needed, do run-time linking, and pass control to the executed program.

#### 2.10.4 Flat

The bFLT format is a simple flat binary format based on the a.out format, and is the de facto format for uClinux. This section is based on [15] and [20].

It was designed to simplify the application load and execute process, create a small and memory efficient file format, support MMU-less systems and storage of GOT. bFLT is either a fully relocatable binary or a PIC. With Position Independent Code (PIC), it is possible to use execute-in-place, and share the text segment between multiple instances. PIC need support for relative addressing in the architecture (this is present in AVR32).

Figure 2.21 shows a conceptual view of the organization of the file. The header contains information about the file format version, where each section of the file is located, and how big the stack should be. A flat binary has one (and only one) text section (code), data section and bss section (relocations).

Usually, Flat binaries are generated by adding an additional tool to the toolchain, by employing a special linker script. elf2flt is such an utility, and is used during the linking process. coff2flt is an other example of such a utility.

Feature	ELF	ELF FDPIC	FLAT
Support for MMU-less systems	No	Yes	Yes
Support for shared libraries	Yes	Yes	Yes
Support for arbitrary number of segments	Yes	Yes	No
ELF Compatible	Yes	Yes	No
Need extra step during linking	No	No	Yes

2.10.5 Comparison of binary formats

# 2.11 Linux

Linux is an open source operating system initially written by Linus Torvalds with help from programmers around the world. It is a clone of the operating system Unix, and




Figure 2.21: Overview of the flat format

aims towards POSIX and SUS compliance.

According to Kernel.org, Linux is easily portable to most general-purpose 32- or 64bit architectures as long as they have a paged MMU and a port of the GNU C compiler (gcc). Linux has also been ported to a number of architectures without a paged MMU, although functionality is then obviously somewhat limited[14].

In a white paper on Linux in the embedded market, researchers from the VDC Research Group state the following reasons for Linux' growing popularity[25]:

- Licensing cost advantages
- Flexibility of source code access
- General familiarity
- Maturing ecosystem of applications and tools
- Growing developer experience with Linux as an embedded OS

Kernel.org claims that Linux has all the features you would expect in a modern fully-fledged Unix, including true multitasking, virtual memory, shared libraries, demand loading, shared copy-on-write executables, proper memory management, and multi-stack networking including IPv4 and IPv6.

Linux was originally made for 32-bit x86, but has later been ported to a wide range of architectures, including:

Alpha AXP, Sun SPARC, Motorola 68000, PowerPC, ARM, Hitachi SuperH, IBM S/390, MIPS, HP PA-RISC, Intel IA-64, AMD x86-64, AXIS CRIS, Renesas M32R, H8/300, NEC V850, Tensilica Xtensa, Analog Devices Blackfin architectures, Atmel AVR32 (AVR32b)

#### 2.11.1 Configuration

The build process for Linux kernel can be configured through a framework named kbuild. This system consist of a top level makefile, one makefile for each architecture, a set of kbuild Makefiles and a set of common rules for all kbuild makefiles (scripts/Makefile.\*). Some documentation of this infrastructure can be found in the kernel documentation [17, kbuild/modules.txt and kbuild/kconfig-language.txt]

The configuration defines which subdirectories should be visited during the build process. Each of these subdirectories has a makefile for kbuild, and these use information from the (top level) file .config during the build process.

When started, the configuration utility uses information from the Kconfig file in the subdirectory for the currently selected architecture. The Kconfig file may also include other Kconfig files. The configuration utility presents to the user with available compile time options defined in the Kconfig files. Invoking 'make menuconfig' (or equivalent) will read these files and construct a file named .config, located in the root folder of the kernel source tree. The .config file is read when the kernel is built. There are also targets defined in the makefiles that sets all, none, random or certain groups of compilation options (allyesconfig, allnoconfig, etc).

#### 2.11.2 Tasks

Internally to the Linux kernel, all threads of execution are known as "tasks", and information about them are stored in a structure named task\_struct. Each task contains references to the current virtual memory area of the task, the open files, the user the task is running as, and several other pieces of information. Much of that information can be shared with other tasks. For example, the virtual memory area of a task can be shared with other tasks.

By varying what information is shared between tasks, it is possible to accomplish different degrees of separation. Two threads in the same process will share almost everything in the task structure. Two separate processes will share much less, but they will still share some information. The information is still shared includes the current file system name-space and some other name-spaces.

It is also possible to create two tasks with no shared name-spaces. This can be used to create virtual servers, and is a field under active development in Linux.

#### Kernel stack

On Linux, each task has a kernel stack. The kernel stack is used as long as the task is executed in kernel mode. If the task also executes in user mode, it will have a separate stack for that part. As soon as the task enters the kernel, for example on a system call or on an interrupt, it will switch to using the kernel stack.

The first that is done upon entering kernel mode is always to save the user space registers. This means that the bottom of stack will always contain the user space registers, which makes it easy to retrieve the user space registers of a running thread.

The kernel stack is 8192 bytes large on the AVR32 architecture. Most of the stack is occupied by the stack itself, which grows from the top and downwards. The lowest part of the stack contains a structure named thread\_info. This structure contains references

to the task this stack belongs to, and also some low-level information about the task. A simple overview of the kernel stack is shown in figure 2.22.

Storing the thread\_info structure in the lowest part of the kernel stack makes it easy for the kernel to locate the currently executing task. It only needs to retrieve the current stack pointer and round it down to a 8192 byte boundary. This makes retrieving the current task a very low-cost operation.

There are two methods for accessing the information on the kernel stack. To retrieve the user space registers of a task, we have the task\_pt\_regs function. Given a task pointer, that function will locate the bottom of the kernel stack of that task, and retrieve the registers stored there. There is also the current\_thread\_info function, which retrieves the thread\_info structure of the current task.




Figure 2.22: Kernel stack

#### 2.11.3 uClinux

Originally, uClinux was a fork of the Linux 2.0 kernel, intended for microcontrollers without MMU support. However, the uClinux project has grown both in brand recognition and coverage of processor architectures, and the uClinux code has been integrated into the main line of Linux development since 2.5.46[22][18]. This is why no special uClinux kernel or patches are considered in this report, since uClinux is already integrated in the official releases from kernel.org. Note that the uClinux name is still used several places in the Linux kernel and the toolchain.

# 2.12 U-Boot

U-Boot is a boot loader for embedded systems. It is developed and maintained by Wolfgang Denk at DENX Software in Germany, and is mainly used to boot Linux. It also has support for several other operating systems, such as NetBSD and QNX. Several architectures are supported, including PPC, ARM, AVR32B, MIPS, x86, 68k, Nios, MicroBlaze. For each architecture, multiple boards with different CPUs can be supported. U-Boot is open source free software released under the GNU GPL.

U-Boot already supports the AVR32B architecture on Atmel's STK1000 and NGW100 development/evaluation boards. Support for the UC3A was implemented during our previous project during the fall of 2008.

# 2.12.1 Contributions

To contribute to the development of U-Boot, the code changes should be divided into logical chunks called patches. Patches are submitted to the official mailing list and should conform with its rules. The rules and conventions for the mailing list and U-Boot patches can be found on the DENX Software website<sup>2</sup>.

# 2.13 Toolchain

In this context, a toolchain is a set of software tools capable of creating and debugging executables for a specific platform. It normally includes tools for working with binaries for the target machine, compilers and the C library.

# 2.13.1 Terminology

In this section, we will introduce some terms used when describing the toolchain:

- Assembler: A program for turning a textual representation of machine code into binary code.
- **Object file**: A file with binary code meant to be combined with other files with binary code into a program or library.
- Linker: A program for combining several object files (including libraries) into a program or library.
- **Compiler**: A program for turning a high-level language, such as C, C++ or Java into lower level code, such as assembler input, or directly into binary code. The output of the compiler can be a finished program, or an object file that must be linked with other files to form the program or library.
- Library: A collection of binary code that can be reused by other programs.

<sup>&</sup>lt;sup>2</sup>http://www.denx.de/wiki/U-Boot/Patches

- Shared library: A library where the linking is done when the program is executed.
- Static library: A library that is linked into the program when the program is compiled.
- C library: A library implementing all the standard C-functions, such as printf, malloc and atoi.

## 2.13.2 Linux toolchain

A toolchain on Linux typically contains at least:

- **GNU Binutils** handles linking of executables, and transformation of assembler files into machine code.
- **glibc** the C library.
- GCC the C compiler.




Figure 2.23: Elements of a toolchain

Figure 2.23 shows how various pieces of a toolchain interacts. The figure shows how a program is created from three source files and a statically linked library. Two of the source files are C-files (file1.c and file2.c), and one of the source files is an assembler-file (file3.s). A statically linked library (e.g. the C library) is also included.

The compiler transforms the C-code into assembler files, which in turn are transformed into machine-code by the assembler. This step is usually invisible to the user, as GCC automatically invokes the assembler. The linker takes the object-files with machine code and the static library, and combines them into a single program.

# 2.13.3 GCC

The GCC project is a collection of compilers for various languages, such as C, C++ and Fortran. It supports several target architectures, including x86, ARM, MIPS and many more.

The GCC mission states: "GCC development is a part of the GNU Project, aiming to improve the compiler used in the GNU system including the GNU/Linux variant. The GCC development effort uses an open development environment and supports many other platforms in order to foster a world-class optimizing compiler, to attract a larger team of developers, to ensure that GCC and the GNU system work on multiple architectures and diverse environments, and to more thoroughly test and extend the features of GCC." The first official beta of GCC was released 1987 and new versions has since then been released on a regular basis.[11]

The official version of GCC from the Free Software Foundation (FSF) does not currently support the AVR32 architecture. However, Atmel is providing support through patches that can be applied to the official version. Both the patches and pre-compiled binaries can be downloaded from Atmel's website. The patched version of GCC support the AVR32 architecture, including the UC3 series, but is unable to produce relocatable programs for Linux.[4]

#### Extending GCC

GCC consists of language-dependent frontends for handling various languages, optimizers, and machine-dependent backends. The machine-dependent backends handles the various architecture-dependent parts of the compilation process.

gcc/config.gcc contains a definition of all the targets GCC can be configured for. When building for AVR32 and uClinux, the following target definition will be used:

```
avr32*-*-uclinux*)
    tm_file="dbxelf.h elfos.h linux.h avr32/linux-elf.h avr32/uclinux-elf.h
        avr32/avr32.h"
    tmake_file="t-linux avr32/t-avr32 avr32/t-elf"
    extra_modes=avr32/avr32-modes.def
    gnu_ld=yes
;;
```

This tells us what files GCC will use. The tm\_file-line lists files that define the target machine. The files will be evaluated in left-to-right order, so files later in the line can override earlier files. Three AVR32-specific files are on that line – linux-elf.h, uclinux-elf.h and avr32.h. All of these are located in the directory gcc/config/avr32/. These files configure most of the information about the target – everything from how the linker and assembler should be invoked to how many bits the registers are on that target.

There are also some other files of interest in the gcc/config/avr32/-directory:

• avr32.opt: The file defining the command line arguments that can be passed to GCC.

• crti.asm and crtn.asm: Start and end of \_init and \_fini sections. The linker combines the sections in these files with sections inn all other files to build two functions which should be called at program startup and program exit.

# 2.13.4 GNU Binutils

GNU Binutils is a collection of tools for working with binary files. We worked with version 2.18 of GNU Binutils since that version was the one Atmel's patches were created for. Amongst the operations which can be done with GNU Binutils are:

- Building binary files from assembler files, with the **as** tool.
- Linking files with binary code together to form executable programs, with the ld tool.
- Examining binary files, with the readelf and objdump tools.
- Trimming unnecessary parts from a program, with the strip tool.

GNU Binutils contains an abstraction layer for working with various types of binary formats[12]. This abstraction layer is known as the Binary Format Descriptor (BFD) library. Since many different platforms and architectures use the ELF binary format, with some variations, a base library of ELF functions has been defined. This library defines a basic implementation of the ELF format, and exposes a set of hooks where the target architecture can insert its own code for architecture-specific code.

## 2.13.5 elf2flt

elf2flt is a utility used during the link process to transform a ELF file into the flat binary format. The Flat binary format is described in section 2.10.4. elf2flt is developed as a part of the uClinux project.

## 2.13.6 Libraries

A C library, often called libc or similar, is a collection of header files and library routines that implement common operations. GNU is providing a library named GNU C Library (abbreviated glibc), which is used in the GNU system and most GNU/Linux desktop distributions. uClibc is a C library for embedded Linux systems. Compared to glibc, uClibc is much smaller and support MMU-less CPUs. Nearly all applications supported by glibc also work perfectly with uClibc[23].

uClibc currently supports the AP7 family of microcontrollers, but may need some significant modifications to work on the UC3A family. Dynamic linking of uClibc on MMU-less systems is currently not supported.

# 2.13.7 GDB

GDB is a feature-rich open source debugger that supports a wide range of platforms and hardware. Atmel maintains its own version of GDB and as features from this branch are matured they are merged into the official version of GDB. Currently, the AVR32 version of GDB (avr32gdb) is currently not in the official releases of GDB, but can easily be obtained from Atmel's official web page<sup>3</sup> by downloading the AVR32 GNU Toolchain. GDB enables the user to control and analyze in detail the program execution and states of hardware registers and memory. Instruction data can be disassembled, and breakpoints can be added at specific instructions or at specific line numbers.

# 2.14 BusyBox

BusyBox is an open-source software application that provides light-weight versions of many common UNIX utilities, and is called "The Swiss Army Knife of Embedded Linux" by its maintainers. It is written with size-optimization and limited resources in mind, and compiles to a single small executable.[2] Because it is open-source and extremely modular, it is very customizable and suitable for embedded systems. BusyBox also aims to achieve fast execution, and minimize run-time memory usage. This makes BusyBox a suitable set of tools for Linux running on the platform concerned in this thesis.

BusyBox is equipped with a a simple menu configuration system, based on the configuration system in the Linux kernel. A screenshot of the main menu of can be seen in Figure 2.24. By altering the configuration options, the BusyBox can be customized to fit the needs of a wide range of projects. It can be adjusted to find a balance between functionality, file size and memory usage requirements.

BusyBox contains a wide range of utilities, categorized by the build configuration system as depicted in figure 2.24. Each "application" of BusyBox is called an applet and most of these aims to be a replacement for the utilities normally found in an GNU system. The applets contain the most important features of the applications they imitate, but generally have fewer options.

<sup>&</sup>lt;sup>3</sup>http://www.atmel.com/dyn/products/tools\_card.asp?tool\_id=4118

Arrow keys navigate the menu. <enter> selects submenus&gt;. Highlighted letters are hotkeys. Pressing <y> includes, <n> excludes, <m> modularizes features. Press <esc><esc> to exit, <? > for Help,  for Search. Legend: [*] built-in [] excluded <m> module &lt; &gt;</m></esc></esc></m></n></y></enter>
<pre>Pusybox Settings&gt; Applets Archival Utilities&gt; Coreutils&gt; Console Utilities&gt; Pebian Utilities&gt; Finding Utilities&gt; Init Utilities&gt; Login/Password Management Utilities&gt; Linux Ext2 FS Progs&gt; Linux Module Utilities&gt; Linux System Utilities&gt; Miscellaneous Utilities&gt; Print Utilities&gt; Print Utilities&gt; Print Utilities&gt; Process Utilities&gt; Shells&gt; System Logging Utilities&gt; </pre>
Load an Alternate Configuration File Save Configuration to an Alternate File
<pre>&lt;</pre>

Figure 2.24: Screenshot from menuconfig for BusyBox

The list of applets is fairly long and is not listed here. They can be explored by using menuconfig. Here is short a short list of some of the applets contained in BusyBox: ls, cp, cat, grep, find, mkdir, rm, rmdir, df, du, vi, diff, adduser, passwd, fsck, mount, less, ifconfig, free, ps, ash/hush/msh (shells), tar, gunzip. BusyBox can be used as init, and thereby start necessary services and applications, e.g. a shell for the terminal and/or telnet server.

According to the official web page, BusyBox will build on any architecture supported by GCC, and is tested with both uClibc and glibc.

# 2.15 Server protocols

An embedded system can either contain all necessary software and configuration in the firmware, or it can rely on downloading parts from another system or server during start-up. This section introduces concepts and software often used to serve the software and configuration to such a system.

# 2.15.1 DHCP

A Dynamic Host Configuration Protocol (DHCP) server can be used to distribute configuration options to network devices. The DHCP server usually assign an IP address to the device, and can also provide information about where the root file system and kernel can be located.

## 2.15.2 TFTP

Trivial File Transfer Protocol (TFTP) is a simple protocol for transmission of files over a Internet Protocol (IP) network. It uses the User Datagram Protocol (UDP) for IP, and this enables it to be very lightweight compared to protocols that use the Transmission Control Protocol (TCP) for IP.

U-Boot can use the response from the DHCP server to locate the TFTP server and download the kernel image from this TFTP server.

## 2.15.3 NFS

The Network File System (NFS) protocol is, as the name suggests, a protocol for accessing files over a network in the same manner as files are accessed locally. The file system that is mounted in the topmost directory of the file system hierarchy is commonly called the root file system, and in Unix-like systems like Linux it is denoted "/". NFS can be used to set up a root file system for a disk-less system, e.g. an embedded system.

# 2.16 Open-source collaboration

This section gives an introduction to the typical tools and norms for collaboration in open-source projects. A text file named SubmittingPatches is included in the Linux kernel documentation[17]. This file describes the general guidelines and rules to follow when submitting patches for Linux.

## 2.16.1 Git

Git is a revision control system, and was used for maintaining the source code for all the software units changed during this project. Git was initially developed by Linus Torvalds for use with the Linux kernel. Git is a de-centralized version control system with strong focus on performance and many advantageous features for very large distributed development projects.

## 2.16.2 Merging with current versions

To make sure that any changes done to the source are compatible with the maintainer's current version, development branches should regularly be merged with the branch they are based on. Another reason for merging is to avoid development based on obsolete structures or frameworks. Rebasing can also be used as a way to extract the current changes and apply them to a newer version. This should ideally give the same result as merging, but with a different revision history structure.

## 2.16.3 Splitting up patches

The rules for submitting patches for the Linux kernel, and many other projects, states that the patches must before submission be split into logical units of change. For example, if you are going to submit both a bug fix and performance enhancements for a single driver, these should be separated in to two separate patches.

## 2.16.4 Patch submission format

The patches should usually be sent as an email to the appropriate subsystem maintainer for review. This maintainer will, if the patch is approved, ask the main maintainer to pull this patch into the main branch.

It is important that other developers are able to comment and quote patches, and therefore all patches should be submitted inline in the mail. For submitting patches to the Linux kernel maintainers, the formatting rules listed below apply. Many other software project maintainers have adopted these same rules.

- No MIME
- No links
- No compression
- No attachments
- Max 40kB mails to the mailing list (for larger patches, an URL should be provided instead)

Git provides functionality for formatting and sending patches based on the Git revision history. By specifying the format-patch command (git format-patch), Git can be instructed to generate patch files from a given revision interval. Usually, a series of patches should be accompanied by a descriptive cover letter. The patches can be sent by invoking git send-email with the cover letter and patch files specified as parameters. Many other parameters can be specified (like sender, receiver, SMTP-server etc), but Git will ask if any obligatory parameters are missing.

#### 2.16.5 Signing your work

Especially Linux, but also other open source projects use the sign-off procedure on patches that are being emailed around. The sign-off line is added at the end of the patch description, and is used to certify that you either wrote it or otherwise have the right to pass it on as a open-source patch. This tag indicates that the signer was involved in the development, or that he/she was in the patch's delivery path.

There is also a less formal tag used, namely "Acked-by", which is used by developers who have reviewed the patch and indicated acceptance.

# 2.16.6 Upstream

To send a patch upstream is a term used when they are sent in direction of the original author or maintainer of the project. These could then be included in the next version if they are approved.

# 2.17 Previous work

In this section we will briefly present previous relevant work done by ourselves and others.

# 2.17.1 AP7 series

The AP7 series microcontrollers from Atmel are already supported by U-Boot, Linux, GCC, uClibc and GNU Binutils. Because the AP7 and UC3A microcontrollers are implementations of the same architecture, they have many similarities. This is of great significance, since much of the existing code can be reused on the UC3A with few or no changes.

#### 2.17.2 Linux support for MMU-less systems

The uClinux project was started with the aim to run Linux on processors without MMU support, and most of this is now included in the main Linux kernel tree. This means that the main Linux kernel tree already contains the basic code for MMU-less systems, and we can base further development on this code. We have examined the Linux source code, and have found several architectures that support devices both with and without MMU. The ARM architecture and the MIPS architecture are examples of such architectures. The implementations for these architectures can be used as examples on how this can be implemented for the AVR32 architecture.

## 2.17.3 Implementations for other architectures

Linux and necessary toolchain components is ported to some architectures without MMU. Some are ported in the uClinux project and most of these use the flat binary format, but there are also some implementations which uses the FDPIC, which can seem to be a more modern format. This section mentions implementations done for other systems without MMU, first for the kernel and thereafter the toolchain.

## Linux kernel

All work described in this thesis is based on the latest stable Linux kernel version obtained at the beginning of this project (2.6.28.1). This kernel version support the FDPIC format in three architectures, namely FR-V, Blackfin and SuperH. Each of these architectures have at least one MMU-less variant, and the existing code for these may be useful as inspiration when implementing support for a new architecture. Other implementations for MMU-less processors use the Flat binary format.

## **Binutils**

The GNU Binutils version we based our work on is capable of producing FDPIC binaries for FR-V and Blackfin. Some code for dealing with FDPIC is almost architecture independent, and can in some cases be copied to a new architecture with minor changes.

#### elf2flt

Architectures supported by the current versions of elf2flt includes m68k/ColdFire, ARM, Sparc, NEC v850, MicroBlaze, h8300 and SuperH. If the Flat format is going to be used, the existing implementation for these architectures may be used as examples.

#### 2.17.4 SRAM expansion board

On the EVK1100, a 32 MB SDRAM chip is connected to the microcontroller's EBI. Due to the SDRAM bug (see 2.7.2), this memory cannot be used to run code. The end result is that Linux can not be run on current versions of the EVK1100 evaluation kit without hardware modifications. Using the internal SRAM for Linux is infeasible, since only 64 KB of internal SRAM is available, and a running Linux kernel requires far more memory. To work around the SDRAM bug, an expansion board for the EVK1100 with SRAM and flash memory was developed by Atmel for our previous project in 2008.

The expansion board connected to the EVK1100 can be seen in figure 2.16. The board is just a circuit board with a connector for the EVK1100, footprints for two 2 MB SRAM chips and one 8 MB flash chip, and some resistors and de-coupling capacitors. See appendix H for the expansion board schematics.

Note that several pull-ups and capacitors have been removed from the EVK1100 to avoid conflicts with the expansion board.

# Chapter 3 Implementation

In this chapter, we will present our approach to porting Linux to the UC3A0512 microcontroller and EVK1100 evaluation kit. We will also show what changes we did to GCC and GNU Binutils to support Linux on this platform.

In the first section we present the organization of our work flow, by explaining the approach we used to implement our requirements. The next section list what we excepted to be nessecary in order to achieve our goals. Our development setup is presented in section 3.3. The next section, section 3.4, present the changes (mostly cleanups) done to U-Boot in this project.

Section 3.5 presents the decision made as to which binary format is going to be used. The Linux kernel modifications and toolchain adaption is presented in the next sections, section 3.6 and 3.7 respectively.

Some adaptations and workaround had to be done to the development board and initializing code. These are presented in the sections SRAM optimization (3.8) and SPI chip select (3.9).

Our assignment text indicates that a list of applicable Linux programs should be compiled. In section 3.10 our use of BusyBox, the swiss army knife of embedded Linux, is presented.

The last section, section 3.11 present how we acquired the necessary code, and how we distributed our changes.

# 3.1 Methodology

An iteration based approach was used during this project. This approach is inspired by the "Incremental Process model" [10].

Each of the iterations in the process consists of the steps listed below. The Figure 3.1 shows the steps involved in the process flow.

1. Identifying the next goal needed to fulfill our requirements.

In this context we use the word goal when we refer to the coarse grained steps required to reach the requirements we defined in section 1.3.1. A goal can be e.g.

making the kernel boot, getting GCC to build a proper binary, etc.

2. Sketching preliminary milestones for what we think is the most reasonable way to reach the goal.

In this context we use the word milestone for the more fine grained steps required to reach a goal. A milestone can be e.g. adding the new linker target in GCC, updating the BFD, etc.

- 3. Run short iterations consisting of the steps listed below. If we during these iterations found that our milestone still were too coarse, we would refine them into smaller steps.
  - (a) Define or refine the milestone. We usually had a general idea of what the milestone should be, and we jumped directly to the next step.
  - (b) Identify the necessary steps to reach the milestone. More on this in section 3.1.2.
  - (c) Implement what we identified as necessary.
  - (d) Test whether we reached the milestone or not.
    - If the goal is reached we go to step 1, and enter a new iteration with the next goal.
    - If the milestone is reached, we clean up our code by removing debug output and try to format it to conform with coding guidelines. We then enter a new iteration for the next milestone.
    - If the milestone is not reached, we begin a new iteration for the same milestone.

We kept these iterations short by keeping our milestones fine grained.




Figure 3.1: Development process

# 3.1.1 Setting goals and preliminary milestones

At the beginning of this project, we mostly had a superficial idea about what had to be done to the code. To identify the necessary changes in complete detail, we would have to analyze all the relevant code. With the time frame set for this project, this would be infeasible, due to the size and complexity of the kernel and toolchain. Instead, the parts of the code necessary to understand were gradually uncovered during implementation. Some figures to support this decision (these figures as counted with a simple script and used the 2.6.28.1 kernel as source):

- The core kernel code (counting the kernel, mm/, init/ and fs/ subdirectories), contains almost one million lines of code.
- The AVR32 architecture implementation of the kernel contained about 23000 lines of code when we started our development.
- The FR-V architecture often used as reference, had about 19000 lines of code.

# 3.1.2 Milestone identification and implementation

When a milestone was identified, attempts were made to identify the necessary changes. Techniques varied a lot between the milestones, but typically consisted of one or more of the following steps:

- Reading documentation.
- Analyzing code, including code for other architectures.
- Tracepoints in the code (ie. printf/kprintf). This enabled us to get a overview of the execution flow and study the internal state during execution.
- Single stepping with GDB was used when we did not get the whole picture from the tracepoints we used. This technique was vital when an error caused a stack corruption. Stack corruption makes it difficult to locate the problem, because the stack is useful for backtracking the execution.
- Analyzing binaries with readelf/objdump (this is relevant only to the toolchain adaption).

During this survey phase, we found that we had to add other goals and milestones. Often we saw that changes had to be done in an other part of the system. E.g. when we worked our way through the compilation process, we often realized that work had to be done in the Linux kernel's executable file loader and vice versa.

Some of the milestone identification and implementation attempts revealed that the milestone we set was not the right way to go, and we jumped right to the refining the milestone or even defining a completely different goal without completing the iteration.

## 3.1.3 Review

One important element of open-source development collaboration is the public review process, where other developers can read, test and comment the submitted code. All patches should be reviewed thoroughly and approved before they are applied to the maintainer's development branch. There were two main reasons for us to submit our work to the appropriate mailing lists. First of all, the lists can provide valuable feedback to our work. Secondly, we wanted to make the code available to anyone that could make use of it. Publishing our work was also indicated in both the original assignment and in our communication with Atmel. The received feedback is presented in section 4.5.

# 3.2 Expected changes

In this section we list the changes we identified early on as necessary to reach our goals.

# 3.2.1 U-Boot

U-Boot was already working when the development started this spring. We wanted to incorporate the feedback we received on the patches we had sent out during our previous project into a new version of U-Boot. Some changes could be valuable both for us during development and for other who can benefit from our work.

We also wanted to make another effort to improve the speed the SRAM worked on, since the memory speed severely limited our execution speed.

To implement support for SPI and SD card reader we would investige the possibility of employing existing drivers.

## 3.2.2 Select binary format

A binary format has to be selected in order to be able to fullfill the other requirements. This should be done by investigating both FDPIC ELF and Flat, and selecting the most fit.

#### 3.2.3 Linux

The Linux port was at the start time of this project incomplete, and several things had to be done here.

The configuration files have to be updated to support both the new CPU and the new board.

Some hardware drivers have to verified and updated. In U-Boot the networking speed had to be limited to 10Mbps when the clock is to slow. This change has to be done to the Linux kernel as well. The GPIO subsystem is quite different from the PIO system found in AP7, and this requires some changes. Some similarities exists, so parts of the code can be reused. The executable loader has to be adapted to support the FDPIC ELF format. This include adding the platform independent loader to the configuration, and implement platform dependent helper functions for this loader.

Exception and interrupt handling needs to be updated. Most of these changes here is to revise the entry-avr32a.s, so that it suits this processor.

Some differences in the memory system have to be taken account for. The address space layout has several differences, and this has to be fixed. The memory copying routine for this processor that cannot do unaligned access could be optimized. We found that it could be faster to do halfword copying or similar, when that was possible, instead of going to byte copying in all other cases than the trivial aligned copying.

## 3.2.4 Toolchain

We must create a toolchain that is capable to produce binaries which can be executed on our platform. Since this platform doesn't have an MMU, the executables must be relocatable. We have two choices when it comes to executable formats – FDPIC ELF or Flat, and must decide on one of these.

If we decide to add Flat support, we must modify the elf2flt tool. It might also be necessary to change some of the toolchain, so that it can generate relocatable ELF executables. These executables should then be processed by the elf2flt tool to produce Flat binaries.

If we decide to add FDPIC ELF support, we will have to change the linker. The linker must be able to generate valid FDPIC ELF executables, which requires the executables to contain relocation information. We must also change GCC to support the -mfdpic flag, and pass it to the linker.

#### 3.2.5 User space

Some sort of user space programs are necessary for this project to be of any use. We must therefore compile some useful programs for the platform and verify that they work.

# 3.3 Development setup

In this section we will introduce the setup of hardware and software used for development during this project. The setup consists of a computer running Ubuntu Linux 8.04, the EVK1100 development board, and a JTAG debugger. These components are connected as shown in figure 3.2.




Figure 3.2: Development setup

# 3.3.1 JTAG

A JTAG connection is used for uploading the U-Boot boot loader to the board, and for debugging. The JTAG connection enables us to single step in both the running kernel, and in programs started by the kernel. By adding breakpoint instructions, we are also able to halt the execution at specific places, and inspect the data currently in memory, and the state of the CPU.

A programming and control utility called avr32program was used to program the microcontroller. The following command was used to upload U-Boot to the internal flash: avr32program -pjtagicemkii -part UC3A0512ES program -finternal@0x80000000 -cint -F bin -0 2147483648 -e -R -r u-boot.bin

The parameters and arguments specifies the following:

- -pjtagicemkii: What programmer is connected to development board.
- -part UC3A0512ES: The device to be programmed.
- program: The action avr32program should perform. In this case it is "program memory".
- -finternal@0x80000000: Tells avr32program that the programming should be done to the internal flash memory located at offset 0x80000000.
- -cint: Which clock source the CPU should use during programming. int selects the internal RC oscillator.
- -F bin: The input format. bin means a binary file.
- -0 2147483648: The offset that should be programmed.  $2147483648_{10}$  is the same as  $80000000_{16}$ , which is the start of the internal flash memory.
- -e: Erase the flash before programming.
- -R: Reset the chip after the programming is complete.
- -r: Start execution after the reset.
- u-boot.bin: Filename of the binary file to write to the flash.

## 3.3.2 Serial cable

A serial converter was used to access the console of U-Boot and Linux. It was a generic USB-to-serial converter, and a baud rate of 115200 baud/sec was used.

# 3.3.3 Networking setup

A DHCP server was used to distribute configuration options to the development board. The DHCP server assigns an IP address to the board, and also provides information about where the root file system and kernel can be located (line 8 and 9 in listing 3.1).

The TFTP server is installed on the development computer, and configured to respond to requests for files located in a designated folder. It was used to serve the boot image for the Linux kernel.

Listing 3.1 shows the configuration file used by our DHCP server. We used udhcpd<sup>1</sup> as DHCP server.

start	192.168.0.20		#default:	192.168.0.20
end	192.168.0.25	4	#default:	192.168.0.254
interface	eth0		#default:	eth0
max_leases	234		#default:	254
opt	dns	192.168.0.1		
option	lease	864000	# 10 days	of seconds
siaddr	192.168.0.2		#default:	0.0.0.0
boot_file	/srv/tftp/uI	mage	#default:	(none)
opt	rootpath	/tftpboot/evk	1100	

Listing 3.1: DHCP configuration

The three last options gives information to clients about the TFTP server and NFS server.

- siaddr is the ip address of the server which hosts the TFTP server and NFS server.
- boot\_file is the location of the kernel image file.
- opt rootpath sets the NFS root directory.

In our setup, U-Boot uses the response from the DHCP server to locate the TFTP server. It downloads the kernel image from this TFTP server, and executes it. The Linux kernel also receives a DHCP response, and uses it to locate the NFS server. This server is then used for the root file system.

# 3.4 U-Boot

At the end of our previous project, an updated set of patches for U-Boot was submitted to both the official U-Boot mailing list and the avr32linux.org's U-Boot mailing list. Some constructive criticism about these patches was posted on the mailing list, and we decided to clean up some of the things remarked. This section describes every change

<sup>&</sup>lt;sup>1</sup>http://packages.ubuntu.com/hardy/udhcpd

done to U-boot during this project, grouped in logical subsections. The actual changes can be seen in appendix B. Note that appendix B only lists the changes to the patches, not the complete revised patch series. For the complete patch series, see the official U-Boot mailing list<sup>2</sup> or the digital appendix of this report.

Also note that some changes to the U-Boot source code were done after the submission of the revised patch series. These changes are described in section 3.4.5 and 3.4.6, and listed in appendix C.

# 3.4.1 Network speed limiting

During our previous project, a modification was done in the MACB driver in U-Boot to limit the operating speed of the PHY. This patch was replaced to reduce the changes in the MACB driver, and only limits the network speed if it is explicitly defined by setting a board configuration flag named CONFIG\_MACB\_FORCE10M. The original version the patch can be found on the U-Boot mailing list archive<sup>3</sup>, and the modifications of it are listed in B.1. This new version of the patch received some criticism, and triggered some debate with suggested solutions on the mailing U-Boot mailing list, but no follow-up solution was implemented by us.

# 3.4.2 Adding the EVK1100 board to lists

We added the EVK1100 board to the files MAKEALL and MAINTAINERS. The MAKEALL file lists all boards for the AVR32 architecture supported by U-Boot, and the MAINTAINERS file lists the people that maintain different parts of U-Boot.

## 3.4.3 Precedence safety fix

When preprocessor macros are used to define simple mathematical expressions, the resulting expression substituted by the preprocessor may become a part of a larger expression. In some cases, if the macro is used without care, the resulting expression may produce the wrong result. To make sure that this never happens, we introduced some parentheses around the mathematical expressions. This change is shown in appendix B.3. Listing 3.2 shows an example of how careless use of the previous version of the macro can be used to produce the wrong result.

Old macro version:	Evaluates to:	Result:
SMC_CYCLE(42)*2	0x0008+(42)*0x10*2	1352
New macro version:	Evaluates to:	Result:
SMC_CYCLE(42)*2	(0x0008+(42)*0x10)*2	1360

Listing 3.2: Macro precedence error example

<sup>&</sup>lt;sup>2</sup>http://lists.denx.de/pipermail/u-boot/

<sup>&</sup>lt;sup>3</sup>http://lists.denx.de/pipermail/u-boot/2008-October/041568.html

## 3.4.4 Esthetical and other minor changes

The previously submitted U-Boot patches was updated to make the code conform with the coding style specified by the maintainer. The changes listed in appendix B.4 to B.7 are merely esthetical changes, removal of unused variables, and correction of comments. The only exceptions are the introduction of the network speed limiting flag, and the baud rate adjustment in the board configuration.

# 3.4.5 Auto detection of PHY address

The last patches submitted in the fall of 2008 included a routine for auto detecting the address of the external PHY. This routine would be invoked if and only if U-Boot was compiled with the PHY address set to 0xff. This was changed so that a flag in the board configuration file determines whether or not the routine will be compiled and user. The board configuration file is a more appropriate place for this option, since the PHY address is determined by the board. A flag also enables the possibility to make the preprocessor remove the auto detect routine. This in turn, results in a slightly smaller binary output file. As can be seen in appendix C, the files changed to achieve this were atevk1100.c, atevk1100.h and macb.c.

### 3.4.6 Removal of bug workaround

In an early stage of development, a structure describing the layout of the GPIO registers were shared between the implementations for UC3 and AP7 families. The layout of the GPIO registers are not the same on these two architectures, and the structure defined in software was incompatible with the UC3A. When writing to the GPIO registers defined by the incompatible structure, the wrong memory locations were accessed. This error surfaced by causing an interrupt to occur when initializing the USART, and before the bug was found, a workaround was implemented. The bug was eventually removed, but the workaround remained. The removal of this obsolete workaround can be seen in line 65 in appendix C.

# **3.5** Binary format selection

The current Linux support for the AP7000 microcontroller is based on the ELF binary format for programs and shared libraries. This format requires that the architecture has an MMU, and is therefore unsuitable for the UC3A0512 microcontroller. We had to select another binary format suitable for MMU-less architectures, and implement support for this format in the toolchain. The Linux kernel currently has support for two such formats, and we found it most practical to choose one of them.

The original assignment text ask for Flat binary support in the toolchain, but on the web page given with the assignment FDPIC ELF is proposed. In discussions with our supervisor at Atmel, FDPIC ELF was suggested as an equal, if not better alternative.

In section 2.10 both FDPIC ELF and the Flat binary format is presented. During development we tried both formats, and ended up using the FDPIC ELF format. Even though the Flat file format is simpler and more widespread the FDPIC ELF was chosen due to several advantages with this format:

- Simpler toolchain usage (does not need additional programs).
- More compatible with existing toolchain (objdump, readelf, gdb, etc).
- ELF support for AVR32 is already implemented.
- Closer to the standard format used in Linux.
- Flat is limited to four shared libraries in total in a program.

# 3.6 Linux kernel

This section describes the changes we did to the Linux kernel during this project. Processor-specific folders, files and code in the Linux source tree had already been added and modified during our previous project. The changes done to the Linux source tree during both projects have now been cleaned up and grouped into logical patches. These patches are listed in appendix D, and also summarized in section 3.11.7.

The first section is about the rebasing done in the start of this project and the second section regards the added and modified configuration files. Section 3.6.3 describes changes done to support the UC3 core, and section 3.6.4 is about changes done because the microcontroller used does not have a cache. In section 3.6.5, we describe some changes we had to do to the clock setup. Section 3.6.6 discusses the changes done to the driver for the network adapter. The next section, section 3.6.7, describes changes done to get the GPIO system to work. Section 3.6.8 mentions the configuration of the LED driver. The attempt to support SPI with Direct Memory Access (DMA) is discussed in section 3.6.9. A workaround for a bug in the CPU is described in section 3.6.10.

The next four sections presents changes that had to be done regarding memory access, both due to the lack of support of unaligned memory access and the lack of MMU.

Section 3.6.15 regard changes nessecary for the differences in exception and interrupt handling in the processors. Section 3.6.16 discusses modifications done to support FDPIC ELF binaries. Section 3.6.17 and section 3.6.18 regard refactoring done to make other changes easier. The last section gives an overview of all the patches we created.

## 3.6.1 Rebasing

The 2.6.27-rc6 version we had started out with during the fall of 2008, was getting quite old. We therefore started development with rebasing our changes on version 2.6.28.1 of kernel. When rebasing, we take all of our changes, and apply them to a newer version. This was done for the same reasons as given for merging in section 2.16.2. We selected version 2.6.28.1 because it was the most recent stable version of the kernel, and a kernel

with few defects were desirable. A release candidate for version 2.6.29 were available, but this kernel was more likely to contain defects.

# 3.6.2 Configuration files and make files

During our previous project, some changes were made to the Kconfig and Makefiles to include the EVK1100 development board and the UC3A0512 microcontroller. To enable the compilation the UC3A0512 via the configuration system, the EVK1100 was added as a selectable board in Kconfig and Makefile in the avr32-folder (see patch 29 in appendix D.29).

#### **Board support**

During our project in 2008, we had copied the atngw100 folder in arch/avr32/boards to a new folder named atevk1100. The file setup.c in this folder had to be rewritten to match the hardware on the EVK1100. These changes include setting up the oscillators, SPI configuration, LED configuration, and running initialization functions for applicable hardware. The clock configuration is discussed in section 3.6.5.

The patch adding board support is listed in appendix D.29. A part of this patch adding a file with a generated default configuration (defconfig) for the board, is omitted due to its length, but is included in the digital appendix. This file contains the kernel configuration used when the kernel was compiled, and can be generated by invoking make menuconfig and configuring for this system.

### 3.6.3 UC3A support

In our project, during the fall of 2008, we began the process of taking the code for the AP7 microcontroller family and adapting it for the UC3A family. The

arch/avr32/mach-at32ap folder was copied to arch/avr32/mach-at32uc3a, and changes were made to the code. These changes were sufficient to almost complete the boot process, but still some nessecary changes remained.

The patch that adds support for UC3A devices can be seen in appendix D.28.

The file at32uc3a0xxx.c defines on-chip devices in the microcontroller, and the memory locations and layouts of these. Most of these addresses had to be updated, since the memory layout of AP7 microcontrollers greatly differ from the UC3A series. Many features in the AP7 are not present in the UC3A series. Support for the following features had been removed from at32uc3a0xxx.c (copied from at32ap700x.c) during the previous project:

- MultiMedia Card Interface (MCI)
- IDE/CompactFlash interface
- NAND Flash/SmartMedia
- AC97 Controller

• Audio Bitstream Digital to Analog Converter (DAC)

### 3.6.4 Cache

Since the processor used in this project does not have the same caching facilities as AP7000, some function calls used in the that implementation had to be removed. A flag was added to make this conditional on whether the chip has cache or not. This was done by adding these functions as empty stubs in an architecture specific file. Moving these functions to a header an setting them to be inline would be more efficient, because then the compiler would be able to optimize them away. This was not done because optimization was not highly prioritized in this phase. Our changes can be seen in appendix D.12.

### 3.6.5 Clocks

There were two tasks that needed to be done for the clock setup. The first one was relatively simple, and was to configure what clocks were available on the EVK1100 board. This was done in arch/avr32/boards/atevk1100/setup.c, where we updated an array named at32\_board\_osc\_rates. Up to three external clocks can be connected to the UC3A, so this array has three elements. One for the 32 kHz slow clock, one for osc0, and one for osc1. On the EVK1100, a 12MHz clock is connected to osc0, and osc1 is not used.

The array thus became:

```
unsigned long at32_board_osc_rates[3] = {
    [0] = 32768,    /* 32.768 kHz on RTC osc */
    [1] = 12000000, /* 12 MHz on osc0 */
    [2] = 0,
};
```

The second task that needed to be done for clocks, was to update all the clock connections for the microcontroller. The AP7000 and the UC3A0512 share many of the same internal devices, but they are connected to different clock outputs. We therefore had to revise all the device definitions, and update the clock connections. For example, on the AP7000, the SDRAM controller is connected to clock output 14 (i.e. clock mask bit 14) on the peripheral bus B. On the UC3A0512, it is connected to output 5 on the same bus.

At runtime, the Linux kernel uses a list to keep track of which clocks are in use, and this list is used to assemble clock masks. The clock masks are used to disable clocks for inactive devices.

We also had to add clocks for devices that are present in the UC3A, but not in the AP7000. The clock for on-chip debug system is an example of such a clock that we had to add. Before the clock was added to the list, the debug system was turned off during startup. This prevented us from accessing the device over JTAG.

# 3.6.6 Limiting network device speed

The MACB driver in both U-Boot and Linux was compatible with the MACB in the UC3A0512 microcontroller. However, because of the combination of low clock speed and RMII-mode we had to force the driver initialize the macb to 10Mbit/s mode. This had been done to the MACB driver in U-Boot in previous work, and we had to make an equivalent and proper solution for the driver in Linux. The final solution can be seen in appendix D.1. This patch adds a few lines of code that checks whether the mode is set to RMII, and disables support for 100Mbit/s if the CPU speed is not high enough for this mode.

## 3.6.7 GPIO

The GPIO controller on the UC3A0512 microcontroller is different from the PIO controller found on the AP7000. Therefore, the PIO controller code had to be modified to work on the UC3A0512. We started by copying the file PIO controller files, and renaming all functions and variables from pio to gpio. We then updated the header file (mach/at32uc3a/gpio.h). This header file contains the register definitions for the GPIO controller.

We then went through the code in this file, and updated it to access the correct registers. Mostly the registers were present, but with a different name. For example, to enable pull ups, we had to set the PUERS register instead of setting the PUER register.

Some decisions were more difficult. For example, the AP7000 has support for something called multi-drive capability. When examining the schematics for a output pin in the data sheets for the AP7000 and UC3A, it was not immediately apparent that this did the same as the UC3A's open drain mode. In the end we concluded that it did the same.

#### 3.6.8 LED device driver

The EVK1100 has 8 LEDs that can be controlled independently (four single and two double). The NGW100 board has 3 LEDs, and we could simply re-use and modify the definition of these in the code. Linux uses a generic driver to control the LEDs, and this driver utilizes the generic GPIO interface. Note that in the final code, LED3 is not enabled because it is connected to the EBI bus (see 3.8.3). Lines 104-117 in patch 29 (appendix D.29) adds the necessary setup configuration for the LEDs in setup.c. The LEDs can be controlled in Linux by writing to trigger files in folders that appear in /sys/class/leds/, e.g. the command echo ''heartbeat'' > /sys/class/leds/led1/trigger enables a heartbeat on LED1.

### 3.6.9 SPI with DMA support

In Linux, the most suitable and proper way to communicate with the SPI on AVR32 devices is to set up and use a DMA controller. Both the AP7 and UC3A series have PDC controllers that provide hardware support for DMA functionality. Peripheral DMA

Controller (PDC) is abbreviated as PDC in the AP7000 datasheet, and PDCA in the UC3A datasheet. We will use the same convention here to distinguish between the two.

In an attempt to enable the SPI bus to communicate with the LCD display and DataFlash, the Linux source was searched for existing compatible or similar code for this. Support for the Peripheral DMA Controller (PDC) in the AP7000 series microcontroller was found in the Linux source code, but it was incompatible with the PDCA implemented in the UC3A series. While the PDC configuration registers are located in a reserved memory area of each IO device, the Peripheral DMA Controller (PDCA) has one central memory area for its configuration registers.

Because of these structural differences, we decided to write a generic interface to abstract the difference. The development of this interface was aborted when we were informed by Atmel that the existing PDC code had been restructured. The patch that changes the SPI driver and introduces the abstraction layer can be seen in appendix E.

## 3.6.10 Interrupt bug workaround

Because of a bug in the CPU, any instruction masking interrupts through the system register must be followed by two No-Operation (NOP) instructions to avoid abnormal behavior (see [8] section 41.4.5.5). This workaround had already been implemented in U-Boot, but also needed to be introduced in the Linux kernel. A separate patch was made for this specific workaround, and can be seen in appendix D.27. As can be seen in the patch, two NOP instructions are also added in the mask\_exceptions macro. This may be superfluous since the bug should only affect masking of interrupts, not exceptions. The performance penalty of two NOP instructions is very low, so we chose to include them just in case.

## 3.6.11 Memory to memory copying

The Linux kernel includes architecture specific implementation of memory-to-memory copying routines. The existing implementation for the AP7000 had to be modified because the UC3 is not capable of doing unaligned memory accesses. These routines are as usually optimized in assembly because they are used very often.

The patch in appendix D.16 add a memory copy routing which is based on a the version found in the AP7000 implementation. The changes were simple changes, with no attempts at optimization.

### 3.6.12 Memory copying with checksumming

In conjunction with TCP networking, when copying data from one place in memory to another, it is desirable to also checksum the data. It is most efficient to implement routines that perform these two operations at the same time. That way, one does not have to read the same data several times.

The csum\_partial\_copy\_generic function implements this for the AP7000. Unfortunately, this function assumes that the architecture can do unaligned accesses, which makes the code incompatible with the UC3A. The patch that fixes this incompatibility is listed in appendix D.14. It changes the code that calls csum\_partial\_copy\_generic to check that the buffers are aligned first If the buffers are unaligned, it will first copy the data, and then checksum them.

The patch also updates a function named csum\_partial. This function does the same checksumming, but without copying the data. We updated this function to handle unaligned accesses.

## 3.6.13 User space memory access

The Linux kernel will often need to read or write memory belonging to a user space program, usually in response to a system call. There are a number of functions for performing these operations:

- access\_ok: Check whether a range of memory is valid user space memory.
- clear\_user: Fill a block of memory with zeros.
- copy\_from\_user: Copy a block of data from user space to kernel space.
- copy\_to\_user: Copy a block of data from kernel space to user space.
- strncpy\_from\_user: Copy a string from user space.
- strnlen\_user: Get length of a user space string.
- get\_user: Read an integer from user space.
- put\_user: Write an integer to user space.

These functions provide a generic interface to the architecture-specific methods for accessing memory. They are also responsible for preventing user space processes from reading or writing data they shouldn't have access to. This is done by making sure that the memory areas passed to the functions belong in the user space part of the memory.

Some of the functions also have versions with less checking. Those functions are named with a \_\_ prefix, e.g. \_\_get\_user. access\_ok must be used to validate the block of memory before using the functions with less checking. Failure to do so may result in security vulnerabilities, where a program may access memory it isn't allowed to access.

The existing functions for accessing user space memory utilizes the built-in MMU in AP7 processors to handle access violations to memory. This is, for example, used to handle the case where a read-only segment of memory is passed as the destination of copy\_to\_user. To implement this, the function marks every address where an exception may occur with an operation which be done if an exception occurs at that point.

### Support for unaligned accesses

The existing copy\_to\_user and copy\_from\_user in the kernel were originally written for the AP7000 microcontroller, and assumes that unaligned accesses can be performed. We needed to change these functions so that they would work without performing any unaligned memory accesses. Without a functional MPU, memory protection is a lost cause, so we could simply use the normal memory copy functions for the implementations. There are however some advantages of implementing these functions with error checking. Error checking enables us to catch errors when user-space programs pass invalid pointers to the kernel. Also, if Atmel creates an microcontroller that features an MMU, but doesn't allow unaligned access, our implementation should be reusable. It might also be possible to use this code with later revisions of the microcontroller where the MPU is functional.

The final implementation can be seen in appendix D.13 (patch 13). This patch introduces a new file, copy\_user-nounaligned.S, to the arch/avr32/lib folder. This new file is a copy of the existing copy\_user.S, modified so that the alignment of the input addresses are checked. If both addresses are aligned, the CPU can perform per-word copying. If not, simple per-byte copying is performed.

This could be optimized further, but we have not prioritized optimization. How this could be improved is discussed in section 6.2.5.

#### User space address ranges

On the AP7 implementation, all user space memory is located in the lower half of the virtual memory address space, while all kernel memory is located in the upper half. Functions which access user space memory validate that the memory they are accessing are located in the lower half of the address space.

On the UC3A implementation, there is no separation between address spaces because it lacks MMU, and the kernel memory may be mixed with the user space memory. There is no fast way to determine whether a block belongs to user space or to the kernel. Without any memory protection, doing the check does not bring any extra security either. We therefore decided to disable these checks for in our implementation.

There were three places we decided that we needed to update:

ret\_if\_privileged is an assembler macro that is called by several other assembler functions, such as copy\_from\_user. It checks the memory area defined by the input parameters, and determines whether it overlaps with the kernel's memory. This check does not work without the layout of the virtual address space employed by an MMU, and we chose to simply disable this check at compile-time. Patch 19 listed in appendix D.19 shows how this was done.

access\_ok does the same check as ret\_if\_privileged by invoking the \_\_range\_ok, but is accessible from C code instead of assembler. We decided to replace the \_\_range\_ok

macro at compile-time by a dummy macro. This change is shown in Linux patch number 23 in appendix D.23.

**strnlen\_user** checks the length of a string residing in user space. It contained some checks for the string length, to make sure it did not extend into kernel memory. The check in this function and its helper function adjust\_length was removed for systems without an MMU. This change is listed in appendix D.17.

# 3.6.14 Address space layout

There are some major differences in the address space layout of the AP7000 and the UC3A microcontrollers. Most of the differences are due to the AP7000 having an MMU while the UC3A has an MPU. There are also some differences in the physical layout of the memory.

#### Physical layout

One of the differences is the physical layout of different memory blocks. There are several separate blocks of memory addresses designated for accessing different devices, and embedded or external memories. The base addresses of these memory blocks differ between UC3A and AP7 microcontroller. Some blocks of memory are only available on either the AP7 or the UC3A. For example, the embedded flash memory in the UC3A is not present in the AP7 microcontroller.

### Virtual memory layout

On the AVR32 processors with an MMU the virtual memory area is split into five segments:

- **P0/U0**: 2GB of memory with caching and paging.
- P1: 512 MB of memory with caching but without paging.
- **P2**: 512 MB of memory without caching and paging.
- **P3**: 512 MB of memory with caching and paging.
- **P4**: 512 MB of memory mapped to device registers and memory. No paging or caching.

Only the P0/U0 segment is accessible in unprivileged mode. The various Px segments are used for various low-level code. Both the P1 and P2 segments map the same physical memory.

The Linux kernel was loaded into the P1 segment. To change the caching property when accessing memory, various places in the kernel convert an address from the P1 segment to the P2 segment. The P3 segment is used when the kernel needs to use page translated memory for some purpose, for example when it needs to map device memory with specific caching properties.

When we updated the Linux source code, we had to update all the code which assumed that the microcontroller used this segmented memory model.

# Null pointer debugging

Because the internal SRAM is located on address 0, this is a perfectly valid address. In processors with an MMU, reading or writing to address 0 is usually caused by an error, and causes an exception. In our case, the CPU can read and write to all the SRAM memory and even execute code from it. Whenever a software error caused data to be read from address 0, whatever data residing on this address in SRAM would be fetched. When software errors cause a jump to an addresses in the SRAM, the CPU will interpret whatever data on that location as instructions and attempt to execute them. This may further instruct the CPU to perform any operations. In our case, the contents of the SRAM would be any data left behind by the execution of U-Boot.

To ensure that the CPU halts when it tries to execute instructions from the SRAM, a short routine was temporarily introduced in the sram\_init function in arch/avr32/mach-at32uc3a/at32uc3a0xxx.c. This routine writes the breakpoint instruction to every address in the SRAM, enabling us to detect the error earlier, with any potential backtrace information guaranteed intact. The routine is shown in listing 3.3.

```
1 unsigned long i;
2 unsigned short *p;
3 p = 0;
4 for(i = 0; i < 64*1024; i+=2, p++) {
5      *p = 0xd673;
6 }
```

Listing 3.3: SRAM debug routine

## 3.6.15 Event handling entry points

This section describes the changes made to the code that handles interrupts, exceptions and system calls. A file for AVR32B (arch/avr32/kernel/entry-avr32b.S) was included in the Linux kernel, and we used this file as the basis for our code.

A significant part of the work was to get a clear understanding of all that happened in the assembler file. The file had a large number of labels without descriptive names, and many parts of the code needed commenting. We examined the file, analyzed the code flow, added a few comments, and changed many labels to more descriptive names.

Most of the actual code changes were due to the difference in the way events are handled on the AVR32 sub-architectures. The AVR32B sub-architecture will store return addresses and the status register in dedicated system registers, while the AVR32A sub-architecture saves them to the stack. We tried to optimize the stack layout based on this.

# Original code

				1			
do_nmi	11:			do_nmi_	11:		
	sub	sp, 4			stmts	sp, r0-lr	
	stmts	sp, r0-lr			sub	sp, 4	/* skip r12_orig */
	mfsr	r9, SYSREG_RSR_	IMM				
	mfsr	r8, SYSREG RAR	NMI		/* Chec	ck for kernel-mod	ie. */
	bfextu	r0, r9, MODE_SH	IFT, 3		lddsp	r9, sp[REG_SR]	
	brne	2f			bfextu	r0, r9, MODE SH	HIFT, 3
					brne	do nmi ll kerne	el fixup
1:	pushm	r8, r9 /* PC a	nd SR */				
	mfsr	r12, SYSREG ECR		do nmi	11 cont:	:	
	mov	r11, sp			mfsr	r12, SYSREG ECF	2
	rcall	do nmi			mov	rll, sp	
	popm	r8-r9			rcall	do nmi	
	mtsr	SYSREG RAR NMI,	r8		tst	r0, r0	
	tst	r0, r0			brne	do_nmi_ll_kerne	el_exit
	mtsr	SYSREG RSR NMI,	r9				-
	brne	3f			sub	sp, -4	/* skip r12_orig */
					ldmts	sp++, r0-lr	
	ldmts	sp++, r0-lr			rete		
	sub	sp, -4	/* skip r12_orig */				
	rete		—		/* Kerr	nel mode save */	
				do_nmi_	ll_kerne	el_fixup:	
2:	sub	r10, sp, -(FRAM	E SIZE FULL - REG LR)		sub	r10, sp, -FRAME	SIZE FULL
	stdsp	sp[4], r10	<pre>/* replace saved SP */</pre>		stdsp	sp[REG SP], r10	/* replace saved SP */
	rjmp	1b			rjmp	do_nmi_ll_cont	
3:	popm	lr			/* Kern	nel mode restore	*/
	sub	sp, -4	/* skip sp */	do nmi	11 kerne		
		r0-r12			sub	sp, -4	/* skip r12 orig */
	sub		/* skip r12 orig */		popm	lr	
	rete	± ·				sp, -4	/* skip sp */
						r0-r12	
					rete		

Figure 3.3: Example of entry point changes

Figure 3.3 shows the typical set of changes for an event handler. We can see that most of the mfsr (move from system register) and mtsr (move to system register) commands are gone. These were used to retrieve and set the return address and status register, which is unnecessary on the AVR32A architecture since they are already located on the stack. The stack layout changes can also be seen in the figure. The order of saves and restores from the stack is changed, and we no longer save the program counter and status register at all.

#### Stack layout changes

The kernel expects to be able to access the register data from when the exception, interrupt or system call occurred.

These registers should be saved in a structure named pt\_regs. Therefore, the first that is done in the entry points is to save all registers to the stack in an order that matches the pt\_regs structure.

When handling an exception or an interrupt, the AVR32B sub-architecture uses dedicated system registers to save the program counter and status register. These are automatically restored on exit. The AVR32B code will assemble the pt\_regs structure from the current registers, and the program counter and status register from the system registers.

Our code

The AVR32A architecture pushes the program counter and the status register onto the stack. In addition, when handling interrupts, several extra registers are pushed onto the stack. The register layout is shown in figure 3.4.




Figure 3.4: Kernel stack on interrupts/exceptions

We decided to reuse the program counter and status register which is already on the stack. Using the other registers that are automatically pushed during interrupts were also considered, but never implemented. The reason for this was that it would require pushing the program counter and status register on the stack when executing exceptions and system calls. This would add to the execution cost for all system calls and exceptions.

The entry-points will save r0-r12, the stack pointer and the link register to the stack. This, together with the program counter and status register already saved to the stack, forms most of the pt\_regs structure. There is an additional element in the pt\_regs structure, named r12\_orig, used for system calls. This element is used to hold the original value of r12 during system calls, but is unused in all other entry points. The final stack layout is shown in figure 3.5.

This change also meant that we had to change the pt\_regs structure, so that it would match the order the registers were saved in the entry points. The pt\_regs structure is part of the ptrace infrastructure in the kernel. The ptrace infrastructure is used for debugging applications, and the pt\_regs structure is used for accessing registers of debugged programs from user space.




Figure 3.5: Kernel stack with pt\_regs

The pt\_regs structure is therefore part of the Application Binary Interface (ABI) interface exported to user space, and is located in arch/avr32/include/asm/ptrace.h. This file is installed by the kernel build infrastructure when make headers\_install is executed.

This was a problem, because the kernel build infrastructure did not allow us to depend on configuration settings when installing header files. E.g., we could not install one set of header files for CONFIG\_SUBARCH\_AVR32A and one set of headers for CONFIG\_SUBARCH\_AVR32B.

Our original plan was to have the following layout of the ptrace.h file:

```
1 #ifdef CONFIG_SUBARCH_AVR32A
2 /* Our definition of pt_regs */
3 #else
4 /* Original definition of pt_regs */
5 #endif
```

Unfortunately, this did not work, since the CONFIG\_SUBARCH\_AVR32A option is not available outside the kernel build. Next, we tried to split the header file (ptrace.h) into two files, one of which was architecture dependent. The plan was to install ptrace.h and an additional architecture specific file – ptrace-subarch.h. Which file to be installed should depend on the kernel configuration options. This did not work either, because the configuration options are unavailable during make headers\_install.

The final solution can be seen in appendix D.26. In this implementation, we rely on options set by the C compiler during compilation to select the correct version of pt\_regs:

```
1 #ifdef __AVR32_AVR32A__
2 /* Our definition of pt_regs */
3 #else
4 /* Original definition of pt_regs */
5 #endif
```

This means that users of this code must select the correct architecture when compiling programs. This is something that must be done in any case, since various chips have support for different instructions. To compile a program for the UC3A0512ES, one can run: avr32-uclinux-uclibc-gcc -march=ucr1 -mfdpic program.c -o program

### Debug entry point

The debug entry point is different from the others in that it has its return address and status register saved to a dedicated system register. As opposed to all other events on the AVR32A sub-architecture, nothing is saved to the stack automatically. This is similar to how all events are handled in the AVR32B sub-architecture.

We still need to have a complete pt\_regs structure, and therefore need to save the return address and status register to the stack. Thus, the entry point for this event became slightly different. We leave a gap on the stack for the return address and status register, push all other registers. We then retrieve the status register and return address, and insert them on the correct location.

# 3.6.16 FDPIC ELF

There were several steps we did to add FDPIC ELF support to the Linux kernel. Since FDPIC ELF depends on architecture support, the configuration option contains a list of supported architectures. We added the AVR32 architecture to this list by appending || (AVR32 && !MMU) to the end of this list. This change is shown on lines 55-56 of appendix D.5.

Next, we needed to add some extra fields to a data structure named mm\_context\_t. This structure contains information about each process' memory area. We added two variables to this structure - exec\_fdpic\_loadmap and interp\_fdpic\_loadmap. These are used to hold references to the load map for the executable and its interpreter. This change is contained outside of the FDPIC ELF patch because of the way we divided our patches, and can be seen on lines 39-40 of appendix D.11.

The FDPIC ELF loader code uses several functions and macros which the architecture is supposed to implement. We added these to /arch/avr32/include/asm/elf.h, and the changes can be seen on lines 15-46 of appendix D.5. The following was added to this file:

- EF\_AVR32\_FDPIC: A flag which we set in FDPIC ELF files to indicate that they are a FDPIC ELF file.
- elf\_check\_fdpic: A macro which checks that the EF\_AVR32\_FDPIC is set in a ELF file.

- elf\_check\_const\_displacement: A macro which returns whether the file needs to be loaded contiguously in memory. We always return 0, since none of the files we generate has that requirement.
- ELF\_FDPIC\_PLAT\_INIT: A macro which does architecture specific initialization when loading a FDPIC ELF file. We use this to load register r0 with the pointer to the load map for the file. This enables the program to relocate itself.

We originally planned to depend only on the AVR32 architecture and add support for FDPIC ELF for AVR32 systems both with and without MMU. Unfortunately, the mm\_context\_t in the original code for AVR32 was an unsigned long. Changing this to a structure, so that the exec\_fdpic\_loadmap and interp\_fdpic\_loadmap elements could be added to the structure is possible. However, this would require many changes in various parts of the memory management code for the AVR32 systems with an MMU. We decided not to do this since we did not have the necessary time and hardware.

#### **Register resetting**

When the FDPIC ELF loader in Linux starts a new process, a reference to the load map is passed to the process via register r0. This reference passing was introduced with the patch for FDPIC ELF support listed in appendix D.5, inspired by the implementations for many other architectures. The existing code for AVR32 was not compatible with this convention, and set the value of every register to 0, overwriting the load map reference. The program then used this incorrect reference and tried relocate itself based on information found there. Because the relocation routine used invalid data, it ended up reading or writing to invalid addresses, which in turn caused an exception. The cause of the problem was discovered by inserting breakpoints and analyzing the processor registers during loading of the FDPIC file. We located, and removed the memset function call that cleared the registers, and made a separate patch for this. The patch is shown in appendix D.2. We were not sure about whether this was a good solution, but it was not denounced by anyone on the mailing list. A quick survey of implementations for other architectures suggested that it was common not to clear the registers. The mailing list discussion about this patch is shown in section 4.5.2.

## 3.6.17 Splitting of paging\_init

During boot, the architecture specific initialization routine setup\_arch, which is located in arch/avr32/kernel/setup.c, is called. This routine invokes a memory initialization function in arch/avr32/mm/init.c named paging\_init. This function basically does three things: initialization of the MMU, pages and exceptions. Splitting this function would be a simple way to isolate the MMU initialization form the other two. Initialization of exceptions has no direct relation to memory management, so the code performing this was moved to a new function in the previously mentioned setup.c. Our final solution was to extract code from paging\_init and create two new functions named exceptions\_init and mmu\_init. The mmu\_init function and the call to it could then be excluded whenever the CONFIG\_MMU flag was unset. The patch for this modification can be seen in appendix D.3.

# 3.6.18 Use of existing macro

The patch listed in appendix D.4 changes code to utilize an existing macro. This macro returns a pointer to the register file for a process. Using the same macro many places improves the structure, makes modification simpler, and ensures that the casting and calculation is done in the same way every place it is used. Of all the Linux patches submitted, this is the only one that is solely a structural change.

# 3.6.19 Patch summary

This section lists all the patches and describes those that perform small or uncomplicated changes not explicitly described in the previous sections.

- 0. Cover letter: This is not really a patch. It describes the purpose and scope the patches in the series.
- 1. Network speed limiting: Limits the network speed to 10 Mbit/s when the CPU is to slow for 100 Mbit/s. Described in section 3.6.6.
- 2. Avoid register reset: Disables zeroing of all register in start\_thread. Described in section 3.6.16, "Register resetting".
- 3. Split paging function: Split paging\_init into separate functions. Described in section 3.6.17.
- 4. Use task\_pt\_regs macro: Simplifies some code by using an existing macro. Described in section 3.6.18.
- 5. **FDPIC ELF support:** Enables FDPIC ELF for AVR32. Described in section 3.6.16.
- 6. Introduce cache and aligned flags: This patch simply adds flags to Kconfig and Makefile that informs the compiler about the architecture and its features.
- 7. **Disable mm-tlb.c:** This patch disables the compilation of a file containing code not applicable for the UC3A.
- 8. fault.c for !CONFIG\_MMU: This patch adds a new file is used instead of the file fault.c when compiling for MMU-less systems. The patch also adds the file to the appropriate make file.
- 9. **ioremap and iounmap for !CONFIG\_MMU:** This patch adds a new file with dummy functions that replaces routines for mapping between physical and virtual memory.

- 10. **MMU dummy functions:** This patch introduces dummy functions to be used when an MMU is not available.
- 11. mm\_context\_t for !CONFIG\_MMU: Described in section 3.6.16.
- 12. Add cache function stubs: This patch introduces dummy functions for CPUs without cache.
- 13. copy\_user.S for !CONFIG\_NOUNALIGNED: Described in section 3.6.13, in "Support for unaligned accesses".
- 14. csum\_partial: support for chips that cannot do unaligned accesses: Described in section 3.6.12.
- 15. Avoid unaligned access in uaccess.h: This patch avoids an error occuring when an opcode-error is caused by an unaligned instructions. This patch was necessary because of a bug in the existing code, but became unnecessary after applying a patch from the mailing list posted by Håvard Skinnemoen. For the full discusson about this patch, see section 4.5.2.
- 16. memcpy for **!CONFIG\_NOUNALIGNED:** Described in section 3.6.11.
- 17. Mark AVR32B code with subarch flag: Described in section 3.6.13, in "User space address ranges".
- 18. **mm-dma-coherent.c: ifdef AVR32B code:** This patch introduces a flag check that removes code only appropriate for CPUs with cache.
- 19. **Disable ret\_if\_privileged macro:** Described in section 3.6.13, in "User space address ranges".
- 20. AVR32A-support in Kconfig: This patch adds support for the AVR32A subarchitecture in the compilation configuration system.
- 21. AVR32A address space support: This patch introduces alternative version of macros that were not compatible with the address space layout of the UC3A.
- 22. Change maximum task size for AVR32A: Defining a upper boundary for a user space application does not serve any purpose without an MMU. This patch disables the boundary when compiling for UC3A, by setting the defined task size to 0xffffffff.
- 23. Fix <u>range\_ok for AVR32A in uaccess.h:</u> Described in section 3.6.13, in "User space address ranges".
- 24. Support for AVR32A entry-avr32a.S: Described in section 3.6.15.

- 25. Change HIMEM\_START for AVR32A: The HIMEM\_START address is used in relation with memory mapping. Without an MMU, mapping of physical memory is not possible. This patch therefore "disables" HIMEM\_START in the same manner as described above for patch 22.
- 26. New pt\_regs layout for AVR32A: Described in section 3.6.15, "Stack layout changes".
- 27. UC3A0512ES interrupt bug workaround: Described in section 3.6.10.
- 28. UC3A0xxx support: Described in section 3.6.3.
- 29. Board support for ATEVK1100: Described in section 3.6.2.

# 3.7 Toolchain adaptation

Initially, the toolchain did not support generating any type of relocatable executables for the AVR32 architecture. Since our system did not have an MMU, we needed the executables to be relocatable.

When we started on this task we had not yet chosen which binary format we should use. In an effort to understand the formats better, we did some initial testing with both formats. The testing we did with the Flat format is described in 3.7.4.

We followed another path which turned out to be a dead end. We tried to add a section with relocation information to normal executables. This is described in 3.7.5.

The rest of the section describes changes we made to add FDPIC ELF support to the toolchain – GNU GCC, GNU Binutils and uClibc.

When considering how to proceed, we quickly decided that it would be simplest to focus on static binaries. Shared libraries would introduce additional complexity, and we wanted to start simple.

# 3.7.1 GCC

The AVR32 specific GCC code is located under gcc/config/avr32, and all our changes are to files in that directory. We used the Blackfin and FR-V architectures as the base for our changes. These were located under gcc/config/bfin and gcc/config/frv.

### -mfdpic flag

The first change we did to GCC was to add the -mfdpic flag. GCC has many target specific flags, and the convention is that the -mfdpic flag enables the FDPIC ELF target. For GCC to understand the -mfdpic flag, we had to add it to the avr32.opt file. This file combines option names, flags for options and the help text for options into a single file. Our changes to this file can be seen in the lines 31-33 of appendix F.2.

#### Options to linker and assembler

The whole point of adding the -mfdpic-flag is to be able to pass a different set of options to the assembler and linker when compiling FDPIC ELF files. The options passed to the linker and assembler are controlled by specifications in linux-elf.h. There were two options we changed - ASM\_SPEC and LINK\_SPEC.

For the assembler we only added the -mfdpic option when calling the assembler. This was done by adding %{mfdpic} to ASM\_SPEC. The changes can be seen on lines 82-88 of F.2. For clarity, we also split the line into multiple lines.

We needed to use a different linker target when compiling FDPIC ELF files. To accomplish this, we added a single line to LINK\_SPEC: %{mfdpic:-mavr32linuxfdpic}. This line will make GCC pass -mavr32linuxfdpic to the linker if -mfdpic is specified. The change can be seen on line 92 of F.2.

### Options to self

Since FDPIC ELF files need to be relocatable, they should use position independent code. Normally, GCC creates code which isn't position independent for executables. To enable position independent code, one can pass one of -fpic, -fPIC, -fpie or -fPIE to GCC. So that the user should not have to specify this option, we can make GCC add the option to itself when -mfdpic is specified. This is done by adding DRIVER\_SELF\_SPECS. We set it to a line which basically says "If no other options enables or disables position independent code, set the -fpie option". This is done on lines 76-80 of F.2.

Later on we changed it so that the user would not have to specify the -mno-init-got option either. Normally GCC will create code which initializes the pointer to the GOT for each function call. Unfortunately, the code which initializes the pointer depends on the data segment being loaded at a constant offset from the code segment. This does not work when the FDPIC ELF file is fully relocatable, and it was therefore necessary to use this option. We added a line to DRIVER\_SELF\_SPECS which automatically sets the -mno-init-got option when -mfdpic is specified. This change can be seen in F.5, which is an unsubmitted patch for GCC.

# \_\_AVR32\_FDPIC\_\_ define

To allow conditional compilation depending on whether a normal executable or a FDPIC ELF executable is created, we needed to add a preprocessor define. To be consistent with the Blackfin and FR-V architectures, we named it \_\_AVR32\_FDPIC\_\_. This makes it possible to write code like:

```
#ifdef __AVR32_FDPIC__
/* Do something when creating FDPIC ELF files. */
#endif
#ifndef __AVR32_FDPIC__
/* Do something when not creating FDPIC ELF files. */
#endif
```

## crti.asm GOT pointer

crti.asm is compiled during compilation of GCC, and the generated code is included in all compiled executables. This file initializes the GOT pointer unconditionally, including when the -mno-init-got option is specified. This overwrites the valid GOT pointer stored in the register. The code initializing the GOT pointer is the same as GCC uses elsewhere, and it will therefore fail in the same way when the program is not loaded contiguously into memory. Therefore we had to remove this code. This was done by adding an #ifdef \_\_AVR32\_FDPIC\_\_ around the code. The changes can be seen on line 34-67 in F.2.

For this **#ifdef** to work, we had to make GCC specify the **-mfdpic** flag when compiling crti.asm. This was done by adding CFLAGS\_FOR\_TARGET=-mfdpic when compiling GCC.

# 3.7.2 Binutils

Most of the changes necessary to produce FDPIC ELF files were to the GNU Binutils package. The patch we created for GNU Binutils can be found in appendix F.3. The changes done in GNU Binutils are inspired by the implementation done for the Blackfin and FR-V architectures, which can be found in bfd/elf32-bfin.c and bfd/elf32-frv.c. When looking at those two files, it was clear that they had a lot of the implementation in common, with a lot of code copied between those two files. We copied some code from those files into bfd/elf32-avr32.c, and used some of the code for inspiration. Since we implemented FDPIC ELF support without shared library support, a lot of the code we created became simpler.

## New binary format

We needed to add a new binary format to the binary format library, located under the bfd directory. This was done by adding the following code at the end of bfd/elf32-avr32.c:

```
/* FDPIC target */
  #undef TARGET_BIG_SYM
\mathbf{2}
  #define TARGET_BIG_SYM
                                               bfd_elf32_avr32fdpic_vec
3
4
  #undef TARGET_BIG_NAME
  #define TARGET_BIG_NAME
                                                "elf32-avr32fdpic"
\mathbf{5}
6
  #undef elf32_bed
7
  #define elf32_bed
                                                elf32_avr32fdpic_bed
  #include "elf32-target.h"
9
```

Later on we extended this code with some hooks to make it behave differently from the normal AVR32 target.

We also had to add this new target to the build files. To do this, we updated bfd/config.bfd, bfd/configure, bfd/configure.in and targets.c. These changes can be seen on lines 34-69 and 505-524 in appendix F.3.

### New linker target

We needed to add a new linker target for generating FDPIC ELF binaries. The linker knows this as the "linker emulation", and the various targets are configured by shell scripts located in ld/emulparams/. We added a target named avr32linuxfdpic by creating a shell script named avr32linuxfdpic.sh in that directory.

Listing 3.4 is the script we ended up with. The script is heavily based on the elf32bfinfd.sh script and the elf32frvfd.sh script. Because the avr32linuxfdpic target is based on the avr32linux target, we begin the script by including the original avr32linux.sh script. We start by removing STACK\_ADDR option since the stack is not mapped at a fixed address. Then we specify the output format by setting the OUTPUT\_FORMAT option. The value is the internal name of the FDPIC ELF target, which is specified in the source code.

The OTHER\_READONLY\_SECTIONS extends the linker to understand the rofixup section. It specifies that the rofixup section should be included with the other readonly sections. It also creates two symbols which can be used in the program code: \_\_ROFIXUP\_LIST\_\_ and \_\_ROFIXUP\_END\_\_. These are used in the assembler which handles the relocation.

```
. ${srcdir}/emulparams/avr32linux.sh
1
2
3
  unset STACK_ADDR
  OUTPUT_FORMAT="elf32-avr32fdpic"
4
\mathbf{5}
  OTHER_READONLY_SECTIONS = "
6
     .rofixup
7
                       : {
       ${RELOCATING+__ROFIXUP_LIST__ = .;}
8
9
       *(.rofixup
       ${RELOCATING+__ROFIXUP_END__ = .;}
10
11
    }
  ...
12
```

Listing 3.4: Linking configuration

We also had to add this new linker script to the various build files for the linker. These changes are located on line 584-644 of appendix F.3. They add the new avr32linuxfdpic target to the various files.

#### Stack size

The Linux kernel requires FDPIC ELF binaries to include its required stack size in one of the program headers, and will refuse to load a binary without that stack size. To support the new stack size, we needed to add a three new hooks for the elf32-avr32fdpic target. These were the following hooks:

• elf\_backend\_always\_size\_sections, which is called after all input files have been read, but before the linker has decided on the final size of the sections. This hook is handled by the avr32\_fdpic\_always\_size\_sections function.

- elf\_backend\_modify\_program\_headers, which is called just before the program headers are written to the output file. The avr32\_fdpic\_modify\_program\_headers function handles this hook.
- bfd\_elf32\_bfd\_copy\_private\_bfd\_data, which is used by tools which create copies on binary files. The avr32\_fdpic\_copy\_private\_bfd\_data function handles this hook.

The program flow becomes:

- 1. The input files are read.
- 2. avr32\_fdpic\_always\_size\_sections is executed. If none of the input files has set the \_\_stacksize symbol, this function will initialize it to 65536 bytes, which is default we have chosen. This function will also ensure that the PT\_GNU\_STACK segment is created and added to the program header.
- 3. avr32\_fdpic\_modify\_program\_headers is executed. This function will update the program header with the correct stack size from \_\_stacksize.

The avr32\_fdpic\_copy\_private\_bfd\_data function is only used by special tools, such as the objcopy command.

**objcopy bug** We had some problems setting the stack size to the right size when we compiled projects like BusyBox. When we compiled simple programs the stack size was correct, but when we compiled BusyBox the stack size became zero.

Our first theory was that error came during stripping of the binary, which is probably partly correct. As part of the debugging we tried to run objcopy standalone, and found that it did not retain the header correctly. After one pass through objcopy the stack size (MemSiz) was changed from 64KB to 44 byte, and after a second pass the stack size was zero.

	Program Headers:							
2	Type - GNU_STACK	Offset	VirtAddr	PhysAddr	FileSiz	MemSiz	Flg	Align
3	- GNU_STACK	0x000000	0x00000000	0x00000000	0x00000	0x10000	RWE	0x8
4	+ GNU_STACK	0x000d44	0x00000000	0x00000000	$0 \times 00000$	0x0002c	RWE	8x0

Listing 3.5: Stack size after one pass through objcopy

1	Program Hea	ders:						
2	Type - GNU_STAC	Offset	VirtAddr	PhysAddr	FileSiz	MemSiz	Flg	Align
3	- GNU_STAC	K 0x000d44	0x00000000	00000000x0	0x00000	0x0002c	RWE	8x0
4	+ GNU_STAC	K 0x00000	0x00000000	000000000000000000000000000000000000000	0x00000	0x00000	RWE	0x4

Listing 3.6: Stack size after two passes through objcopy

The listings 3.5 and 3.6 show the difference between the output from readelf after the first and after the second run, formatted like an unified diff.

We assume that something goes wrong while reading the headers from the original file. After some debugging we found that if we specify the input format (listing 3.7) to objcopy, the PT\_GNU\_STACK header is retained correctly.

#avr32-uclinux-uclibc-objcopy -I elf32-avr32fdpic test.out

Listing 3.7: Command which correctly copies an object

To recreate the stack if it was removed during the build process a custom build script was used. This script inserted the stack size at pre-calculated offsets in the file. See section 3.10 for more information about this.

### rofixup section

The FDPIC ELF binary format requires that statically linked executables are able to perform their own relocation. To accomplish this, they use a special section, named **rofixup**. This section is stored in the code segment, and contains a list of addresses that need to be updated. When the program is executed, it will look at the entries in that section to find addresses in the program which need to be updated.

The rofixup section is created by the function avr32\_rofixup\_create (line 87-119 in the patch in appendix F.3). This creates an empty section where relocation information is stored. The section is aligned on a word boundary by a call to the bfd\_set\_section\_alignment function.

The function avr32\_check\_relocs iterates over all relocations and count any potential GOT and Procedure Linkage Table (PLT) reference. We extended this function to also count the number of potential addresses that should be in the rofixup section.

In the function avr32\_elf\_size\_dynamic\_sections we added code for calculating the size of the rofixup section. The size is the number of addresses we found during avr32\_check\_relocs, the number of GOT entries, and plus one for the terminator.

avr32\_rofixup\_add\_entry is a helper function for adding entries to the rofixup section. avr32\_rofixup\_add\_relocation uses the helper function to add relocations, and avr32\_rofixup\_add\_got uses the helper function to add GOT entries to the section.

The code flow is as follows:

- 1. avr32\_check\_relocs calls avr32\_rofixup\_create to creates the rofixup section.
- 2. avr32\_check\_relocs iterates over all relocations. It counts the numer of relocations which should be included in the rofixup section, and saves the result in a counter.
- 3. avr32\_elf\_size\_dynamic\_sections calculates the final size of the rofixup section, and initializes it to that size.
- 4. avr32\_elf\_relocate\_section iterates over all relocations, and adds relocations to the rofixup section by calling avr32\_rofixup\_add\_relocation.
- 5. avr32\_elf\_finish\_dynamic\_sections adds all GOT entries to the rofixup section by calling avr32\_rofixup\_add\_got. It then terminates the rofixup section by calling avr32\_rofixup\_terminate.

# Assembler

The assembler is a part of the GNU Binutils package. There was only a minor change to the assembler – it had to handle the -mfdpic option correctly. When the assembler receives the -mfdpic option, it needs to set a flag in the output file, which indicates that the file is a FDPIC ELF file.

We added a new architecture specific ELF flag for AVR32 – the EF\_AVR32\_FDPIC flag. If this flag is set in an ELF file, the file is a FDPIC ELF file. The assembler was changed to set this flag when the -mfdpic option is set.

# 3.7.3 uClibc

The uClibc library needed several adaptions – some to support the UC3 family of microcontrollers, and some to support FDPIC ELF on the AVR32 architecture.

#### UC3 support

The first we did was to add an UC3 option to the build configuration, so that it was possible to select the UC3 family of processors in the configuration system. This option allows us to do conditional compilation of code depending on which processor is selected. It is also used to select the correct compiler flags – in our case -march=ucr1 should be specified to generate code which is compatible with the UC3A0512ES. The -ES version of the UC3A0512 microcontroller only implements revision 1 of the AVR32 architecture, so we need to specify -march=ucr1. The changes can be seen on lines 34 and 54-56 of appendix F.4.

#### Unaligned memory accesses

The libc/string/avr32 directory contains optimized variants of several standard C functions dealing with strings and blocks of memory: bcopy, bzero, memcmp, memcpy, memmove, memset, strcmp, strlen

We looked over these implementations, and identified three functions which perform unaligned accesses in some situations: memcmp, memcpy and memmove.

We added code to these functions to handle the unaligned case. This code is only activated when compiling for the UC3 family of microcontrollers.

# FDPIC support

When adding FDPIC ELF support, we used the code from the Blackfin and FR-V architectures as inspiration. The first we added was support for doing relocation during program startup.

This code was added to crt1.S in the libc/sysdeps/linux/avr32 directory. That file contains the entry point of the program, where the execution first starts when Linux passes control to the program. There were already two code paths in that file, depending on whether uClibc was compiled as a static or shared library.

We added a third code path to that file, which is enabled when the file built with FDPIC ELF support. This code path can be seen on line 176-226 of appendix F.4, and does the following:

- 1. Call the \_\_self\_reloc function with the following arguments:
  - The load map of the program created by the Linux kernel.
  - The original (unrelocated) offset of the rofixup section, where relocation information is stored.
  - The original offset of the GOT.
- 2. The <u>\_\_self\_reloc</u> function uses the information in the rofixup section to update all pointers in the program.
- 3. The \_\_self\_reloc returns the relocated pointer to the global offset table. This offset is loaded into register r6, which is the register designated to hold a pointer to the GOT.
- 4. Control is passed to the <u>\_\_uClibc\_main</u> function, which is the main entry point for uClibc.

We also added a new C-file - crtreloc.c. This file can be seen on lines 258-348 of appendix F.4. It is this file that contains the \_\_self\_reloc function. It also contains a function named \_\_reloc\_pointer, which is used by the \_\_self\_reloc function. This function takes in a pointer, and returns the relocated pointer. The \_\_reloc\_pointer function is copied from the FR-V file libc/sysdeps/linux/frv/bits/elf-fdpic.h. An identical function can also be found in libc/sysdeps/linux/bfin/bits/elf-fdpic.h.

# GOT pointer

Like GCC, uClibc also includes crti.S, which does the same thing as crti.asm in GCC (see section 3.7.1). We did the same change to this file as we did to the GCC file, and deactivated the initialization of the GOT pointer when FDPIC ELF is enabled. The same change also had to be done in two other assembler files – syscalls.S and vfork.S. The changes can be seen on lines 227-257 and 349-405 of appendix F.4.

# 3.7.4 elf2flt

During development we investigated the possibility of using the Flat binary format. elf2flt is the usual approach used generate Flat binaries. An attempt was made to identify the necessary changes to this tool in order to be able to produce Flat binaries. Our resulting code, with which we were able to produce some unstable results, is listed in appendix G. This evaluation was done at a time when the development of FDPIC ELF was stuck in some problem that we did not figure out right away.

In development of this patch the first milestone set was to add the AVR32 target skeleton. This would let elf2flt accept AVR32 as a target. When this was done it

was possible to add tracing information and add necessary code at places where it was necessary. A few relocation definitions were added to code which iterated the symbols. A few printfs used to trace the iteration still remains. If this code should be used, these would have to be removed.

Some changes were done to the Linux kernel as well, mostly in copying code from other architectures into the AVR32 architecture. These changes were reverted when we continued developing FDPIC ELF.

Even though we did not use the code developed in this exploration, the process gave us better knowledge about how the toolchain work and helped us to get further with FDPIC ELF.

# 3.7.5 PIE support

Another dead end that we investigated, was to create position independent executables via the -fpie flag to GCC. This was in an attempt to add the DYNAMIC section to normal executables, which we had assumed was required for FDPIC ELF support. What we discovered early on was that GNU Binutils for the AVR32 architecture did not include the linker script required for position independent executables. Our supervisor at Atmel, Håvard Skinnemoen, suggested that we added GENERATE\_PIE\_SCRIPT=yes to the ld/emulparams/avr32linux.sh script in GNU Binutils. This would make GNU Binutils generate the correct linker script.

With the correct linker script, we were able to generate position independent executables, which contained the DYNAMIC section. This section contained relocation information for the executable, so it could in theory be relocated by a loader. Unfortunately, the generated executable was basically a shared library, which was dependent on an external program for loading. This is unfortunate, as we could not generate static binaries with this method. We also discovered that FDPIC ELF executables did not require a DYNAMIC section when statically linked, and that they instead depended soley on the rofixup section for relocation.

# 3.8 SRAM optimization

The external SRAM severely limits the execution speed. We currently use three CPU clock cycles for each 16-bit read or write. According to the SRAM datasheet, it should be possible to accomplish this in a single clock cycle. The UC3A doesn't have any cache, so the processor has to use three cycles for every memory access. When code is executed from external SRAM, the throughput of the microcontroller will be reduced to at least three cycles per instruction. When executing code from internal SRAM, the throughput should be closer to one cycle per instruction.

We did a survey of the various SRAM signal lines, and identified three potential problems:

• Some of the signal lines are routed out of the UC3A0512 microcontroller in two locations.

- The joystick on the EVK1100 was connected to three of the address lines.
- One of the LEDs on the EVK1100 was connected to the chip-select line of the SRAM chips.

# 3.8.1 Routing of signals


All of the SRAM control signals and some of address lines can be routed out of the UC3A0512 microcontroller on several of the pins. When we originally added support for external SRAM to U-Boot, we routed the signals out on all available locations. This was done for simplicity as a temporary implementation.

We wanted to check whether routing the signals to multiple pins in this way, would degrade the output signals. To test this we made a simple change to U-Boot that disabled the control signals not in use. The change, shown in listing 3.8, comments out a part of one of the bitmasks that selects pin functionality. After this change, SRAM would still not work with increased speed settings.

```
diff --git a/cpu/at32uc/at32uc3a0xxx/portmux.c b/cpu/at32uc/at32uc3a0xxx/portmux.c
index a796f22..5b65ee0 100644
--- a/cpu/at32uc/at32uc3a0xxx/portmux.c
 1
 3
   +++ b/cpu/at32uc/at32uc3a0xxx/portmux.c
@@ -48,7 +48,7 @@ void portmux_enable_e
\frac{4}{5}
                         void portmux_enable_ebi(unsigned int bus_width, unsigned int addr_
        width,
portmux_select_peripheral(PORTMUX_PORT(0),
                                                                0x0003C000 |
   +
                                                                /* 0x0003C000 |
11
             Ox1E000000, PORTMUX_FUNC_C, 0);

    12 \\
    13
```

Listing 3.8: Disable SRAM signals



## 3.8.2 Joystick pull-up conflict

Figure 3.6: Joystick pull-up conflict

On the EVK1100, there are five signal lines between the joystick and the microcontroller. Three of these lines are also routed to the expansion header, and is used for EBI by the memory expansion card. The joystick is accompanied by pull-up resistors connected to these lines, and could therefore potentially interfere with the memory bus. In an attempt to test this hypothesis, those three resistors were removed. Unfortunately, we were still unable to increase the speed of the memory.

# 3.8.3 LED resistor conflict

Of all of the 8 individually controllable LEDs, one (LED $3^4$ ) shared a signal line with the memory expansion board. LEDs draw a significant amount of current (typically 20mA[3]), and a LED could considerably affect the rise and fall times of the memory bus.




Figure 3.7: LED conflicting with the EBI bus

Figure 3.7 shows how the microcontroller, LED3 and the memory are interconnected. We tried to remove the LED, but this did not improve the performance of the memory.

# 3.9 SPI chip enable

While attempting to adapt and activate the SPI driver, unexpected crashes started to occur. Linux did not print a proper stack trace, and when single stepping, it was discovered that the processor jumped to the exception handler for illegal opcodes. After jumping to that handler, we could see that the executed code in the handler was not the same as the code that should be stored there.

We suspected that the memory had been corrupted by some software error. We tried to set memory breakpoints on the exception handler code, to check when it was written to. The breakpoint never triggered.

We then looked closer at the instructions which were executed right before the crash. These instructions dealt with activating a pin connected to a SPI chip enable line. Further inspection of the line showed that it was also connected to the chip enable pin for the flash chip on the memory expansion card.

<sup>&</sup>lt;sup>4</sup>This LED is numbered LED2 in the schematics




Figure 3.8: Chip enable pin conflict




Figure 3.9: Wire soldered from chip enable pin to nearby VCC

The flash chip on the memory expansion card designed by Atmel (see 2.15) has one pin, chip enable, that is used for activating the chip. According to the schematics, this pin is routed to both pin 18 and 27 on the header. On the EVK1100, pin 18 and 27 on the header is routed to the pins PA14 and PA25, which are two possible physical pins that a chip enable signal can be routed to. Since the DataFlash on the EVK1100 already occupies pin PA14, activating SPI for this device also enables the flash chip on the expansion board. This ultimately leads to the flash chip interfering with the memory bus. This problem was solved by physically removing a pin from the expansion board header so that the chip enable signal could not reach the flash (illustrated in figure 3.8). It should then be possible to use the other pin on the expansion board to control the chip enable line, but after visual inspection and testing with a multimeter, it was found that the chip enable pin from the flash chip is only connected to pin 18, and not pin 27. This missing connection is illustrated with a red line in figure 3.8. Since the path to pin 18 was cut, and pin 27 was unconnected, a short wire was soldered from VCC to pin 27 on the expansion board to avoid a floating chip enable input on the flash. This is shown schematically in figure 3.8, and figure 3.9 shows a picture of the soldered wire. The end result is that the flash chip is always deactivated.

# 3.10 BusyBox

One of the tasks (requirement 13) was to find a set of suitable applications for this platform. With a working toolchain it was possible to build BusyBox for this processor. BusyBox contained a lot of useful tools which could be used. More about BusyBox in section 2.14.

Listing 3.9: Custom shell script for building BusyBox

Line 3-4 is a workaround for a bug which surfaced when an object was stripped for debug information. More about this bug in section 3.7.2. The magic number in the script, 136, is the location of the stack size (MemSiz of GNU\_STACK). The formula for finding the offset to the stack size definition is simple. The necessary information can be found in listing 3.10, which is the output from the program readelf when given the compiled version of BusyBox as input. Start of program headers (52 byte) + Number of section headers before GNU\_STACK (2) \* Size of program headers (32) + Word size (4 byte) \* Number of elements in the program header before MemSiz (5). The numbers used here is marked with a blue color, and the changed number is colored red. The stack size was 0x00000 before the provisional fix was applied and 0x10000 (64KB) afterwards.

```
# avr32-uclinux-uclibc-readelf --file-header --program-headers busybox
2
3
  ELF Header:
4
\mathbf{5}
    Magic:
              7f 45 4c 46 01 02 01 00 00 00 00 00 00 00 00 00 00
                                           ELF32
    Class:
6
    Data:
                                           2's complement, big endian
7
    Version:
                                           1 (current)
8
    OS/ABI:
                                           UNIX - System V
9
    ABI Version:
10
                                           0
                                           EXEC (Executable file)
11
    Type:
12
    Machine:
                                           Atmel AVR32
    Version:
                                           0 x 1
13
    Entry point address:
14
                                           0x109c
    Start of program headers:
                                           52 (bytes into file)
15
    Start of section headers:
                                           218888 (bytes into file)
16
17
    Flags:
                                           0x6
    Size of this header:
                                           52 (bytes)
18
19
    Size of program headers:
                                           32 (bytes)
20
    Number of program headers:
                                           3
                                           40 (bytes)
21
    Size of section headers:
```

```
22
    Number of section headers:
                                          12
23
    Section header string table index: 11
^{24}
25
  Program Headers:
                     Offset
                              VirtAddr
                                          PhysAddr
                                                      FileSiz MemSiz Flg Align
26
    Tvpe
27
    LOAD
                     0x000000 0x00001000 0x00001000 0x3424c 0x3424c R E 0x1000
28
    LOAD
                    0x03424c 0x0003624c 0x0003624c 0x01464 0x163b0 RW
                                                                           0x1000
    GNU_STACK
                    0x000000 0x00000000 0x0000000 0x00000 0xxxxx RWE 0x4
29
30
   Section to Segment mapping:
31
32
    Segment Sections...
             .init .text .fini .rodata .rofixup
33
      00
      01
             .data.rel.ro .got .data .bss
34
35
      02
```

Listing 3.10: Output from readelf

# 3.11 Obtaining and distributing source code

The five software units modified during this project were Linux, U-Boot, uClibc, GCC and GNU Binutils. We tracked all our modifications by using the Git revision control system. This section describes how the source code was obtained and distributed. Note that our current version of all the patches can be found in the digital appendices in this report.

# 3.11.1 Buildroot

Buildroot<sup>5</sup> is a tool for generating a cross-compilation toolchain and root file system for embedded systems. Some of the patches we used were extracted from Atmel's Buildroot release<sup>6</sup>. The most current version at the time of download was version 2.3.0.

# 3.11.2 GCC

When GCC was downloaded, version 4.2.2 was the most current version for which Atmel provided patches. The most current patch from Atmel at the time was version 1.1.3. Atmel's Buildroot package included their patch and several other patches that could be useful for us. We applied all patches from the Buildroot package to GCC 4.2.2, and used this as the base for our development.

Since there is no dedicated mailing list for the AVR32 toolchain, the patches against GCC were submitted to the AVR32 Buildroot list<sup>7</sup>.

<sup>&</sup>lt;sup>5</sup>http://buildroot.uclibc.org/

<sup>&</sup>lt;sup>6</sup>http://www.atmel.no/buildroot/

<sup>&</sup>lt;sup>7</sup>http://avr32linux.org/archives/buildroot/

# 3.11.3 GNU Binutils

When GNU Binutils was downloaded, version 2.18 was the newest version for which Atmel provided patches. The most current patch from Atmel were at the time version 1.0.1. Atmel's Buildroot package included their patch, which we applied to the official GNU Binutils source<sup>8</sup>.

Since there is no dedicated mailing list for the AVR32 toolchain, the patches against Binutils were submitted to the AVR32 Buildroot list<sup>7</sup>.

## 3.11.4 uClibc

When uClibc was downloaded 0.9.30, was the most current version. uClibc was downloaded from uClibc's download page<sup>9</sup>.

Since there is no dedicated mailing list for the AVR32 toolchain, the patches against uClibc were submitted to the AVR32 Buildroot list<sup>7</sup>.

## 3.11.5 elf2flt

elf2flt was downloaded from uClinux.org's official CVS repository<sup>10</sup> at the 6th of March 2009. We experimented with elf2flt, but no useful results were achieved, so no patches for elf2flt were submitted to the maintainers.

## 3.11.6 U-Boot

We had created a modified version of U-Boot during our project the fall of 2008, so the U-Boot source code was already in our possession. Håvard Skinnemoen at Atmel Norway maintains a repository of U-Boot for development and testing of AVR32-specific code. Skinnemoen can decide whether to add patches to his repository, and whether they eventually should be merged into the official U-Boot Git repository.

During this project, one revised patch series for U-Boot was prepared and submitted to the official U-Boot mailing list on the 23rd of January. This patch series is based on the earlier submitted patches, and addresses the feedback and criticism received on the mailing list. Only the modifications of U-Boot described in section 3.4.6 and 3.4.5 were done after the submission this patch series. These were therefore never organized into patches or submitted to any mailing list, but are listed in appendix C.

Some of the patches have already found their way into the current release of U-Boot<sup>11</sup>, and some of them is pulled into the  $next^{12}$  repository.

<sup>&</sup>lt;sup>8</sup>http://ftp.gnu.org/gnu/binutils/

<sup>&</sup>lt;sup>9</sup>http://www.uclibc.org/downloads/

<sup>&</sup>lt;sup>10</sup>http://cvs.uclinux.org/cgi-bin/cvsweb.cgi/elf2flt/

<sup>&</sup>lt;sup>11</sup>http://www.denx.de/wiki/U-Boot/UbootStat\_2009\_03

 $<sup>^{12}</sup>next$  refers to the branch currently under development that is going to lead to the next release

# 3.11.7 Linux

The Linux kernel source code was obtained from Linus Torvalds' kernel tree on kernel.org during our project the fall of 2008, so the source code was already in our possession. The specific version that was originally downloaded was v2.6.27-rc6-99-g45e9c0d. In our case, merging was not highly prioritized and therefore only done once. We merged so that we used the most current stable at time (early January) as a basis, which was version 2.6.28.1<sup>13</sup>.

We separated our changes into logical units, and ended with up 29 patches. These could be categorized into the following four categories:

- 19 patches to prepare for AVR32A support.
- 7 patches which add AVR32A support.
- 2 patches which add UC3A support.
- A patch to add support for the board we used (EVK1100).

These patches were submitted to the AVR32 kernel list<sup>14</sup> with a short description of the patch series. The patch series is listed as a whole with the cover letter in appendix D.

# 3.11.8 BusyBox

At the start of the work with this thesis, the BusyBox source code was downloaded from the official BusyBox website<sup>15</sup>. The latest version at the time was version 1.13.2. Since no changes were made to the BusyBox source code, there was no need to submit patches to the maintainers.

<sup>&</sup>lt;sup>13</sup>http://www.kernel.org/pub/linux/kernel/v2.6/linux-2.6.28.1.tar.bz2

<sup>&</sup>lt;sup>14</sup>http://avr32linux.org/archives/kernel/

<sup>&</sup>lt;sup>15</sup>http://www.busybox.net

# Chapter 4

# Testing and results

In this chapter, we present the tests used to determine which of the requirements defined in section 1.3.1 were met. The result of each test will also be given, and any abnormal results will be discussed. This chapter follows the structure of the requirements list. For each individual requirement, a corresponding test and result is listed.

All the tests assume that the hardware is connected as shown in figure 3.2. The U-Boot boot image is programmed to the internal flash of the microcontroller, and the computer is serving the Linux kernel image and the root file system to the board via the services shown in the figure.

Included in this chapter is also the feedback we received when submitting patches. This is organized as a list of each patch we received feedback on, and the feedback we received. Our responses to the feedback is also included.

# 4.1 U-Boot

### 4.1.1 SPI support, requirement 1

**Result:** Not implemented.

### 4.1.2 Loading from DataFlash or SD card, requirement 2

**Result:** Not implemented.

### 4.1.3 Patch cleanup, requirement 3

### Result: Submitted.

A series of patches were submitted. Section 3.4 describes the changes done to U-Boot, and section 3.11.6 describes what has been submitted.

# 4.2 Linux

The Linux test project<sup>1</sup> could be used to test the robustness of the system, but this requires that the toolchain has reached sufficient maturity. Since that is not yet the case here, we were not able to locate any automatic testing software which could be used within our time frame. Only small parts of the system is tested here, and more comprehensive testing should be performed before putting the code into a production environment.

# 4.2.1 Booting Linux kernel, requirement 4

Testing of this requirement is done by letting U-Boot load and start the kernel. A init program must be placed on the appropriate place on the network file system. The kernel should then:

a. Give reasonable output to serial console.

Verified by starting a terminal program and watching the output.

b. Bring up networking.

Verified by running **ifconfig** when the system has booted and reading the output. If necessary **ifconfig** is used to set a static IP. If that gives reasonable output a ping to the server should be executed.

c. Receive network configuration using DHCP.

Verified by running **ifconfig** after a reboot. The interface should now have received an IP-address from the DHCP server.

- d. Mount necessary file systems:
  - (i) NFS root file system.
  - (ii) proc file system.
  - (iii) sysfs file system.
  - (iv) devpts file system.
  - (v) devshm file system.

This is checked by executing the command mount. The output should be a list containing the file systems listed above. On each file system it should be verified that files could be accessed.

e. Load and execute init application.

**Result:** Passed. All tests were successfully executed.

<sup>&</sup>lt;sup>1</sup>http://ltp.sourceforge.net/

### 4.2.2 Running user space binaries, requirement 5

This can only be tested if test 4.2.1 passed.

A simple program should be compiled, copied to the root file system and executed. It should be verified that the program give the correct output.

**Result:** Passed. The binaries execute and give correct output.

### 4.2.3 Hardware support, requirement 6

#### LEDs, requirement 6a

The LEDs can be tested by writing to their trigger files. This can be tested by enabling the heartbeat function. First it must be checked that the LED is not already blinking a heartbeat, so that the test result is proper.

The heartbeat of LED1 is then enabled by writing:

echo 'heartbeat' > /sys/class/leds/led1/trigger

Listing 4.1: Enabling LED1

After executing that command LED1 should give a blinking heartbeat.

Result: Passed.

#### DataFlash, requirement 6b

This requirement was not implemented, and therefore no test was written.

**Result:** Not implemented.

#### LCD, requirement 6c

This requirement was not implemented, and therefore no test was written.

**Result:** Not implemented.

### SD Card, requirement 6d

This requirement was not implemented, and therefore no test was written.

**Result:** Not implemented.

### SPI, requirement 6e

This requirement was not implemented, and therefore no test was written.

**Result:** Not implemented.

### DMA, requirement 6f

This requirement was not implemented, and therefore no test was written.

**Result:** Not implemented.

### Network adapter, requirement 6g

Tested by assigning an IP address to the network adapter, and using **ping** to test connectivity to another computer connected to the same network.

Result: Passed.

### 4.2.4 Exceptions, requirement 7

We identified four exception entry points that should be possible to trigger from an user space application. These were:

- handle\_address\_fault, triggered by unaligned reads/writes.
- do\_bus\_error\_write, triggered by writing to invalid addresses.
- do\_bus\_error\_read, triggered by reading invalid addresses.
- do\_illegal\_opcode\_ll, triggered by various invalid or illegal instructions.

### Unaligned accesses

We created two tests for handle\_address\_fault. The first test, appendix I.1.1, tests unaligned read, while the second test, appendix I.1.2, tests unaligned writes. Both tests install an handler for the SIGBUS exception, and attempts to access an unaligned pointer.

**Result:** Both tests for unaligned accesses passed. The application received a SIGBUS exception from the kernel when attempting an unaligned access.

### Invalid addresses

Two tests were created, one for testing of do\_bus\_error\_write and one for testing of do\_bus\_error\_read. Both tests attempt to access a memory area that does not exist on the UC3A0512 microcontroller. The first test, appendix I.1.3, tests invalid reads, while the second test, appendix I.1.4, tests invalid writes.

**Result:** The tests for reads and writes triggered an "oops" from the kernel when attempted. This is because the handlers used were the same as for the implementations with MMU support. The only way to receive this error with a processor with an MMU would be if the kernel made an error, and assigned invalid memory to the application. One could argue that we should pass the error to the application, instead of handling it in the kernel, but we decided not to do this. If MPU support was added, the error should be handled similarly as with an MMU, and until then the program is terminated.

Another problem we discovered was that the do\_bus\_error\_read entry point was mislabeled in the original source code we based our work on. It turned out that do\_bus\_error\_read was triggered by instruction reads, not data reads. The two exception handlers call the same function, with a parameter to show whether the access was a read or write. This is used to print a log line: Bus error at physical address 0x00100000 (write access). The mislabeling caused both of our tests to be logged as a write access.

#### Invalid opcode

This handler is used by many exceptions. It is used when the opcode is unknown to the microcontroller, when the opcode is known but unsupported and when the application has insufficient privileges to execute the instruction. The logic when handling the different types is the same, so we decided to test only when the opcode was unknown to the microcontroller.

To test this, we attempt to use the **rsubeq** instruction. This instruction requires revision 2 or higher of the AVR32 architecture, while the UC3A0512ES only supports revision 1 of the AVR32 architecture. When an illegal opcode is found, the Linux kernel should deliver a SIGILL exception to the program.

We created two tests, to test two different cases of invalid operations. Appendix I.1.5 tests the case when the instruction is aligned on a four byte boundary. The other test, appendix I.1.5 tests the case when the instruction is aligned on a two byte boundary, but not on a four byte boundary. Both alignments are valid for all instructions, but the handler for invalid opcodes makes an assumption which did not hold for the UC3A0512 microcontroller. The handler code, which is shared between AVR32A and AVR32B assumes that it can read unaligned 4 byte words.

We had a patch which enabled reading of unaligned words (appendix D.15), but Håvard Skinnemoen commented that this patch should not be necessary. If that patch is dropped, then this code needs to be fixed. See the comments for patch 15 in section 4.5.2.

**Result:** Both tests pass with our patch applied, but if we remove our patch, the second test fails. When passing the test, the application receives a SIGILL exception from the kernel.

### 4.2.5 Code submission, requirement 8

**Result:** Almost everything was submitted. We did not submit the SPI changes, since these were incomplete, and largely irrelevant with the restructuring of the peripheral DMA code done by Atmel (see 3.6.9).

Section 4.5.2 summarizes the received feedback.

# 4.3 Toolchain

### 4.3.1 Select binary format, requirement 9

**Result:** FDPIC ELF was selected (see 3.5).

### 4.3.2 Produce binaries, requirement 10

Two simple example programs written in C (listing 4.2 and listing 4.3) were compiled with GCC.

The first program is a simple program which does not use large parts of the C library. It only invokes the write system call, to put "Hello!" on standard output.

```
1 #include <unistd.h>
2
3 int main(int argc, char *argv[])
4 {
5 write(1, "Hello!\n", 7);
6 return 0;
7 }
```

### Listing 4.2: hello.c

The second program uses larger parts of the C library. It invokes printf, which uses the standard input/output part of the C library. This part will not work without correct relocations, because there are several data pointers used. For example, printf uses the FILE \*stdout pointer, which only works with correct data relocation.

The 42 parameter to printf is mainly included to prevent optimization. If no arguments are given, the compiler will optimize the printf call to a puts call.

```
1 #include <stdio.h>
2
3 int main(int argc, char *argv[])
4 {
5 printf("Hello world! %d\n", 42);
6 return 0;
7 }
```

Listing 4.3: helloworld.c

avr32-uclinux-uclibc-gcc	-mfdpic	hello.c	-0	hello	
--------------------------	---------	---------	----	-------	--

### Listing 4.4: Compiling hello.c

The output should be copied to the root file system and executed. The output should be "Hello!" for the first program and "Hello world!" for the second.

### Result: Passed.

### 4.3.3 Produce libraries, requirement 11

This is not implemented and therefore not tested.

**Result:** Not implemented.

### 4.3.4 Code submission, requirement 12

**Result:** Code submitted to the avr32linux.org's mailing list as discussed in section 3.11.2, 3.11.3 and 3.11.4.

### 4.4 Linux user space

### 4.4.1 BusyBox, requirement 13

BusyBox was compiled with the applets listed in requirement 13. Each applet was then in turn invoked from the Hush shell.

**Result:** Passed. Hush and all the other applets listed in the requirement executed, produced the expected output and terminated successfully. However, the applets occasionally caused the system to run out of free memory. Because the tasks that these applets perform are well known, we choose not to list the output of every applet and how they were invoked. When an application causes the system to run out of memory, the kernel fails to recover, and will crash if the system runs out of memory again.

We have looked at the error which occurs when out of memory, but have been unable to determine the cause. Due to our limited time frame, we have been unable to spend very much time on this bug.

# 4.5 Patch submission feedback

In this section we list the feedback to the patches we submitted, with one section for each patch series. For brevity, some of the feedback may be omitted, slightly shortened, rephrased or summarized.

### 4.5.1 U-Boot

The most relevant feedback to the submitted U-Boot patch series is presented in this section. All the e-mails discussing these patches can be found in the official U-Boot mailing list archive<sup>2</sup>.

<sup>&</sup>lt;sup>2</sup>http://lists.denx.de/pipermail/u-boot/2009-January/thread.html#45925

### [PATCH v2 1/9] Fix IP alignement problem

The IP alignment patch was applied to the network branch by Ben Warren.

### [PATCH v2 2/9] AVR32: Make cacheflush CPU-dependent

Applied to evk1100-prep and merged into next. I'll send it upstream
 as
 soon as it's fine with Wolfgang.
Btw, I had to rebuild my next branch since it's become a bit stale.
Since all the non-merge commit IDs are the same, I hope it won't
 cause
any problems --- please let me know if you see any weird merge issues.

Reply from Håvard Skinnemoen

 $[PATCH \ v2 \ 3/9]$  AVR32: Move addrspace.h to arch-directory, and move some functions from io.h to addrspace.h

Applied to evk1100-prep, thanks.

Reply from Håvard Skinnemoen

### [PATCH v2 4/9] AVR32: Make GPIO implementation cpu dependent

Applied to evk1100-prep, thanks.

Reply from Håvard Skinnemoen

### [PATCH v2 5/9] AVR32: macb - Disable 100mbps if clock is slow:

A white space unfortunately found it's way into our patch.

```
- adv = ADVERTISE_CSMA | ADVERTISE_ALL;
+ adv = ADVERTISE_CSMA | ADVERTISE_ALL ;
??
```

### Reply from Ben Warren

This patch sparked a debate on the mailing list. The most relevant replies are listed below. The rest of the e-mails in this discussion can be found on the web page listed at the beginning of this section.

```
> +#ifdef CONFIG_MACB_FORCE10M
> + printf("%s: 100Mbps is not supported on this board - forcing
    10Mbps.n",
```

> + netdev->name); > + > + adv &= ~ADVERTISE\_100FULL; > + adv &= ~ADVERTISE\_100HALF; > + adv &= ~ADVERTISE\_100BASE4; > +#endif not a fan could you be more specific about the problem?

Reply from Ben Warren

On the EVK1100 board, the CPU (UC3A0512) is connected to the PHY via an RMII bus. This requires the CPU clock to be at least 50 MHz. Unfortunately, the chip on current EVK1100 boards may be unable to run at more than 50 MHz, and with the oscillator on the board, the closest frequency we can generate is 48 MHz. This patch makes it possible to limit the macb to 10 MBit for this case. We are open for suggestions for other solutions.

Our reply

How about using a PHY capability override CONFIG. Something like this: #if defined(CONFIG\_MACB\_PHY\_CAPAB) <--- insert better name here adv = ADVERTISE\_CSMA | CONFIG\_MACB\_PHY\_CAPAB; #else adv = ADVERTISE\_CSMA | ADVERTISE\_ALL #endif

Just an idea...

Reply from Ben Warren

### [PATCH v2 6/9] AVR32: macb - Search for PHY id

This patch was added to the network branch of U-Boot by Ben Warren. We asked Ben if this code should be omitted in any newer versions of this patch series. Ben's answer is quoted below.

Correct. You've done a good job of making them orthogonal to the rest of your code, so the net repo is where they belong. I'll issue a pull request after doing a bit of testing.

Reply from Ben Warren

# [PATCH v2 7/9] AVR32: Must add NOPs after disabling interrupts for AT32UC3A0512ES

Applied to evk1100-prep, thanks.

Reply from Håvard Skinnemoen

### [PATCH v2 8/9] AVR32: CPU support for AT32UC3A0xxx CPUs

Regarding the reset procedure in the patch:

I read this as if you just reset the CPU "internal" stuff. Sorry for asking stupid questions, I don't know this architecture at all, but: Will external chips be reset this way, too? Or how do you make sure that external peripherals get properly reset?

Reply from Wolfgang Denk

As most of the needed functionality is embedded in the microcontroller, there are very few external peripherals used by U-Boot. Apart from external memory, and oscillator, and level-shifters for the serial-port, there is only the Ethernet PHY, and that one shouldn't need a reset.

Our reply

Famous last words. What if exactly the PHY is stuck and needs a reset ?

Humm... "apart from external memory" ... does external memory also include NORflash? Eventually the NOR flash you are booting from? Assume the NOR flash is in query mode when you reset the board - how does it get reset, then?

### Reply from Wolfgang Denk

The only reset we can do on the PHY is a software reset, by sending a reset command over the (R)MII bus, and I don't believe that the generic chip code is the place to do that. If it should be done, I believe it should be done by the macb-driver after the reset. This would allow it to recover even if the microcontroller wasn't reset by the reset-command, but for example by a watchdog timer.

External memory in this case would be SRAM or SDRAM.

Our reply

On other chips, it also covers the NOR flash you're booting from. So I suppose we should look into this...maybe we need some sort of " notifier chain" thing to give other drivers a chance to reset their peripherals...

### Reply from Håvard Skinnemoen

Comment regarding use of "magic hardcoded constants":

It would be nice if you used readable names instead of all these magic hardcoded constants.

#### Comment from Wolfgang Denk

Denk also pointed out that we should use of structs instead of offsets. We used lists with offsets instead of C-structs because that is how it was done in the existing code we used as a basis for our work, and rewriting this code was not prioritized. The above comment about unreadable constants triggered a discussion about how this code should be written. Several e-mails are omitted here. For the full story, see the mailing list archive available at the URL listed at the beginning of this section. The discussion ended with the following comments from us and Skinnemoen.

But in this case, this is code which should never be changed without looking at the datasheet, and probably schematics for the board in question.

#### Our comment

Exactly. At some point, you need code which encapsulates the definitions in the data sheet, and that's the whole purpose of these functions.

Comment from Håvard Skinnemoen

### [PATCH v2 9/9] AVR32: Board support for ATEVK1100

Wolfgang Denk commented on the presence of some code that was commented out in this patch. He found the code useless and wanted us to remove it. The code in question was the optimized memory timings that we never managed to fully optimize (described in section 3.8), but left in the code.

He also commented that we had set a configuration option that deactivates certain scripting functionality in U-Boot when it is compiled for the EVK1100 board. That option came from the code for the NGW100 board that we had used as a basis for our own configuration. On Denk's request, we chose to remove both the pieces of code mentioned above.

## 4.5.2 Linux

As mentioned in section 3.11.7, we submitted patches to the avr32linux.org's kernel mailing list. We received some feedback on these patches, mostly from Håvard Skinnemoen. In this section, we summarize the feedback we got on the submitted patches. Comments are included where appropriate.

The patches can be found in appendix D.

## General approval

Håvard Skinnemoen gave comments like "Looks reasonable' to the following patches:

- [PATCH 01/29] macb: limit to 10 Mbit/s if the clock is too slow to handle 100 Mbit/s
- [PATCH 04/29] AVR32: use task\_pt\_regs in copy\_thread.
- [PATCH 05/29] AVR32: FDPIC ELF support.
- [PATCH 06/29] AVR32: Introduce AVR32\_CACHE and AVR32\_UNALIGNED Kconfig options
- [PATCH 07/29] AVR32: mm/tlb.c should only be enabled with CONFIG\_MMU.
- [PATCH 08/29] AVR32: mm/fault for !CONFIG\_MMU.
- [PATCH 10/29] AVR32: MMU dummy functions for chips without MMU.
- [PATCH 11/29] AVR32: mm\_context\_t for !CONFIG\_MMU
- [PATCH 13/29] AVR32: copy\_user for chips that cannot do unaligned memory access.
- [PATCH 14/29] AVR32: csum\_partial: Support chips that cannot do unaligned memory accesses.
- [PATCH 16/29] AVR32: memcpy implementation for chips that cannot do unaligned memory accesses.

Håvard wanted signoffs for patches that can be sent upstream.

# $[PATCH \ 02/29]$ AVR32: Don't clear registers when starting a new thread

From the our patch description:

```
Not certain about this patch, but we can't clear the registers here, since the FDPIC ELF loader stores a pointer to the process' load map in a register before this function is called.
```

Our patch description

Right.

Do you know how other architectures do this? I'm a bit concerned about leaking information from one process to another if we don't zero out the registers...

Håvard's comment

As far as we understand does neither x86, frv, SuperH 32, blackfin and several other architectures do it in start\_thread. A quick survey shows that ARM and PowerPC are the only architectures who clear the registers in start\_thread X86 and several other architectures clears the registers from an an architecture dependent hook in the elf loader, ELF\_PLAT\_INIT, which

is called right before start\_thread.

### Our reply

# Patch [PATCH 03/29] AVR32: split paging\_init into mmu init, free memory init and exceptions init

You still export the zero page when !CONFIG\_MMU, but you only initialize it when CONFIG\_MMU is set. Is that a good idea?

Håvard's comment

When looking at this again, it turns out that the zero-page wasn't
 used
strictly for MMU-systems. We had assumed that it was only used when
 the
 kernel needed to map a page full of zeros somewhere.
It turns out that it is also used by fs/direct-io.c:760. Therefore,
 the zero page still needs to exist for MMU-less systems.

Our comment

But then it really should be initialized, no?

Håvard's reply

Yes, that was what we meant.

Our reply

### [PATCH 09/29] AVR32: ioremap and iounmap for !CONFIG\_MMU

Would probably be more efficient to do this inline. But I can't see any serious problems with this code, so it's fine with me.

Comment from Håvard

### [PATCH 12/29] AVR32: Add cache-function stubs for chips without cache

Would be better to do this inline, I think. But let's worry about optimization later.

Comment from Håvard

Regarding a copy\_to\_user\_page stub:

Hmm...don't you need to do any copying at all here?

Comment from Håvard

Oops, seems we became a little carried away here, and missed the memcpy.

Regarding making these inline - most of them could be changed, and we would agree that this would make the code simpler.

Btw.: There are a lot of static inline functions in include/asm/cacheflush.h that are only called from mm/cache.c

Our comment

### [PATCH 15/29] AVR32: avoid unaligned access in uaccess.h

The patch fixes \_\_get\_user\_check by calling copy\_from\_user if the
pointer is unaligned. Note that there are three more macros that
 needs
to be changed: get\_user\_nocheck, put\_user\_check and put\_user\_nocheck.
This patch really needs a better solution that doesn't involve
 calling
copy\_from\_user or copy\_to\_user.

Patch description

I'm sort of wondering if this is really needed. AP7000 doesn't supportunaligned 16-bit access, and we don't do anything to avoid that. And the worst thing that can happen is that some system calls may return -EFAULT if user space passes a badly aligned pointer.

Håvard's comment

This patch was added because we hit an exception during the illegal
opcode handler. That function executes the following code:
 pc = (void \_\_user \*)instruction\_pointer(regs);
 if (get\_user(insn, (u32 \_\_user \*)pc))
 goto invalid\_area;

If get\_user isn't changed then this function should be changed.
Also: unaligned accesses in kernel mode doesn't cause an -EFAULT, but
instead an Oops. If the kernel is going to cause unaligned exceptions

I assume that this should be changed.

### Our comment

Right...I guess that function should be changed. But it \_should\_ be able to handle it gracefully in any case...

Håvard's reply - about the illegal opcode handler

```
Ah...that doesn't sound good. Looks like do_address_exception() doesn
   't
walk the fixup tables before crashing...that should probably be fixed
Could you give the (untested) patch below a try?
diff --git a/arch/avr32/kernel/traps.c b/arch/avr32/kernel/traps.c
index d547c8d..69e9218 100644
  - a/arch/avr32/kernel/traps.c
+++ b/arch/avr32/kernel/traps.c
@@ -75,8 +75,15 @@ void _exception(long signr, struct pt_regs *regs,
   int code,
 {
        siginfo_t info;
        if (!user mode(regs))
        if (!user_mode(regs)) {
+
                /* Are we prepared to handle this kernel fault? */
+
                fixup = search_exception_tables(regs->pc);
+
```

+ if (fixup) {
+ regs->pc = fixup->fixup;
+ return;
+ }
die("Unhandled exception in kernel mode", regs, signr
);
+ }
memset(&info, 0, sizeof(info));
info.si\_signo = signr;

Håvard's reply - about unaligned access not causing -EFAULT

Yes, it solves the problem. Btw; we had to declare the fixup variable also.

Our reply

Ah yes...I did actually fix that, but I forgot to regenerate the diff  $\cdot$ 

The result should look something like the below.

Håvard's reply

## [PATCH 17/29] AVR32: Mark AVR32B specific assumptions with CON-FIG\_ SUBARCH\_AVR32B in strnlen

Please include a short description about which assumptions you're talking about and why they're specific to AVR32B.

Comment from Håvard

The problem is that this code assumes that the address space is split into two 2GB parts, with the lower half belonging to user space. This assumption does not hold for AVR32A, where almost all memory is located

in the upper half of the address space, and there is no clear separation between kernel space and user space memory areas.

Our comment

### [PATCH 18/29] AVR32: mm/dma-coherent.c - ifdef AVR32B specific code

Actually, the whole thing should be a no-op on devices with no cache, since there's no need to synchronize anything.

Comment from Håvard

That is true, but in this case we focused on the code that was AVR32B specific. One could conceivably have an AVR32A microcontroller with caches?

I assume that if the cache changes above were moved to inline functions

in a header file , this function would compile down to a no-op.

Our comment

### Several patches got comments like:

I think this should depend on CONFIG\_MMU, not AVR32B.

Comment from Håvard Skinnemoen

This applies for the patches listed below.

- [PATCH 18/29] AVR32: mm/dma-coherent.c ifdef AVR32B specific code.
- [PATCH 19/29] AVR32: Disable ret\_if\_privileged macro for !CONFIG\_SUBARCH\_AVR32B.
- [PATCH 21/29] AVR32: AVR32A address space support.
- [PATCH 22/29] AVR32: Change maximum task size for AVR32A
- [PATCH 23/29] AVR32: Fix uaccess \_\_\_\_range\_ok macro for AVR32A.

The main criteria we did for deciding whether something should depend on AVR32B or if it should depend on MMU, was whether it depends on AVR32B memory layout, or whether it depends on an MMU being present.

Our comment

But the virtual memory layout does not depend on the sub-architecture (apart from the entry point, which makes the two somewhat related), it depends on whether or not the chip has an MMU.
If the chip does not have an MMU, all virtual addresses are mapped 1:
1
to physical addresses. If the mapping isn't 1:1, there must be something in the chip doing the mapping, i.e. an MMU. This is confirmed
by the fact that the segmented memory model is defined in the MMU chapter in the architecture manual.
So there's really no such thing as an AVR32B memory layout — the

memory layout depends entirely on whether or not an MMU is present.

As for caches, I think adding caches without also adding an MMU would be problematic since the caching properties of a given address is determined by the MMU. So if you don't have an MMU, you won't be able to bypass the cache for certain parts of the memory, which makes it difficult to do DMA.

Sure, it might be possible to introduce some other mechanism for specifying caching properties, but the current architecture document does not specify any such mechanism apart from the MMU.

#### Håvard's reply

After Håvards comment, we realized that some of our decisions on which configuration flags we used was based on a misunderstanding. Earlier we had the misconception that AVR32A implied that an MMU was not present, and AVR32B meant that an MMU was present.

The changes we did were still correct, but the build criteria were wrong in many places. As mentioned in Håvard's comments, some code segments should be updated to depend on the CONFIG\_MMU option and not the sub-architecture as our patches do.

### [PATCH 20/29] AVR32: AVR32A support in Kconfig

Ok. I was thinking this could have been merged with some of the other AVR32A patches, but then again, this makes it easier to reorder the patches, so it's fine.

### Comment from Håvard Skinnemoen

When the implementation were split into patches, we tried to keep this in mind and rather split into too many rather than too few. By doing this, it should hopefully be easier for other developers to pick up our work and continue development.

### [PATCH 21/29] AVR32: AVR32A address space support

```
Haven't had a chance to have a good look over but:
On Fri, 2009-05-15 at 14:39 +0200, Gunnar Rangoy wrote:
> +#elif CONFIG_SUBARCH_AVR32B
#elif defined (CONFIG_SUBARCH_AVR32B)
??
```

#### Comment from Ben Nizette

Oops, it should indeed use defined(...). It will still work as long
 as
 the only sub-architectures are AVR32A and AVR32B, which is why we
 missed it.

### Our comment

### [PATCH 24/29] AVR32: Support for AVR32A (entry-avr32a.c)

Ok, this part really does depend on AVR32A, so that part is fine. Unfortunately, I haven't got the time to review this or the remaining patches today, so I'll have to continue some other day (probably next week).

Håvard Skinnemoen

### 4.5.3 Toolchain

#### Binutils support for FDPIC ELF on AVR32 UC3

This patch adds support for statically linked FDPIC ELF targets on AVR32. It mostly works, but there is a lack of error checking on input file types, which means that if the linker is invoked incorrectly, it will fail in strange ways.

For example, if one fails to specify  $-I \ elf32 - avr32 fdpic$  to strip/objcopy, it will pretend that the file is a normal elf32 - avr32 file, and "ruin" the PT\_GNU\_STACK program header.

Some functions are (almost) direct copies from elf32-bfin.c and elf32-frv.c, which are two architectures with FDPIC support. The code for creating the .rofixup-section is however mostly new.

Patch description

Without this error checking, it will be difficult to accept the patch as-is. We can't in good faith expect our users accept that the linker will fail "in strange ways" because of an incorrect invocation. It needs to fail gracefully and in a known way.

Comment from Eric Weddington (Atmel)

### uClibc: Some support for FDPIC ELF for AVR32

This patch enables uClibc to be linked statically into a FDPIC ELF binary on AVR32. It doesn't update the parts necessary for dynamic linking.

There are also a few simple changes to memcpy, memcpy and memmove,

which makes them work on the  $\mathrm{UC3}$  (which cannot access unaligned memory.)

### Patch description

If the change to the mem\* functions have nothing to do with support for FDPIC, then it is preferrable if the patches are separated. The idea is that a patch file should have a single purpose only and not to mix together changes with different purposes.

Comment from Eric Weddington (Atmel)

I will commit the uClibc stuff, and it will be broken down into separate changes. Patches will go through review on the uClibc list + Paul before committing.

Hans-Christian Egtvedt (Atmel)

112

# Chapter 5 Conclusion

During this project we have created a modified version of Linux, capable of running on a microcontroller of the UC3A family. A toolchain has been extended with the capability of generating executables suitable for this platform. Our version of Linux is capable of loading and running these executables. Previously submitted patches for the U-Boot loader have been improved, significanly revised, and re-submitted.

Because custom hardware had to be used, the usefulness of the product of our work is currently somewhat limited. However, with newer chips without the SDRAM bug, it should be possible to run Linux on the EVK1100 without hardware modifications. With some software modifications, it should also be possible to use our work with other closely related microcontrollers in the AVR32 family.

Patches for the majority of all software modifications done in this project have been submitted to the appropriate maintainers. By publishing our work, we have significantly contributed to increase the useful assortment of software for the UC3A microcontroller family. If Atmel wants to, they can adopt the patches and finalize them to make sure that they ultimately become part of their respective official software distributions.

By undertaking this project, we have gained valuable knowledge about embedded development, the Linux kernel, the GNU Toolchain, and open source development in general. It has also been a valuable experience to communicate with other people in the open source communities.

# Chapter 6 Future work

This chapter describes the tasks that currently remain undone. The three first sections in this chapter describes remaining work in U-Boot, Linux and the toolchain. The last section discusses the possibility of running programs created for the AVR32A on AVR32B chips and vice versa.

# 6.1 U-Boot

In many setups it would be more suitable to load the kernel from SD card or flash, because then it would not need to depend on external systems when booting.

There are a few changes that still is not submitted to the U-Boot mailing list. This mostly regards the MACB driver but it also includes some cleanup of unnecessary code. These could be included in an updated patch series, but this was not highly prioritized.

# 6.2 Linux

Ideally, Linux should support all the hardware in the UC3A controller and on the EVK1100. In this section we outline the most essential features that we would have tried to implement if we had the time and hardware available.

## 6.2.1 PDCA support

As described in section 3.6.9, support for the PDCA was never completed. Support for the PDCA would be very useful since it is a great feature for communicating with peripherals. The restructured code for the PDC should be obtained from Atmel and adapted for the UC3A0512.

## 6.2.2 SPI support

The proper way to use the SPI is in combination with the PDCA. Since the PDCA support never was completed, neither was the SPI support. On the EVK1100, the microcontroller is connected to several SPI devices. Therefore, Linux support for the SPI controller would be very useful.

## 6.2.3 MPU support

Linux does not currently support any use of the MPU, and no attempt has been made to implement this. Without the MPU enabled, any process can read and write to any memory location, and potentially obtain all information about, sabotage or modify the kernel or any processes. The MPU is dysfunctional in our chip, and it would be very hard to implement and test the software for it.

## 6.2.4 Support for on-chip devices

Linux support would also be desirable for the following on-chip features of the UC3A:

- USB interface
- Audio Bitstream DAC
- Synchronous Serial Controller
- Analog-to-Digital Converter

None of these features have been considered in the implementation phase of this project.

# 6.2.5 Memory copy optimization

The implementation of memory copying routines in Linux is not optimized for any unaligned or halfword copying. A good way to achieve this functionality would be to extract the already existing and optimized copying routines in newlib. Newlib is a standard C library implementation for embedded systems and does not require any operating system like uClibc does. For more information about newlib, see the newlib website<sup>1</sup>.

### 6.2.6 Debug support

Support for debugging applications with a software debugger under Linux is not completed. We have made changes to the entry point, so debugging events should be handled. However, there are some code in arch/avr32/kernel/ptrace.c that is not changed for the AVR32A architecture.

The relevant piece of code is:

<sup>&</sup>lt;sup>1</sup>http://sourceware.org/newlib/

```
1 ti->rar_saved = sysreg_read(RAR_EX);
2 ti->rsr_saved = sysreg_read(RSR_EX);
3 sysreg_write(RAR_EX, trampoline_addr);
4 sysreg_write(RSR_EX, (MODE_EXCEPTION | SR_EM | SR_GM));
```

This code sets up something called a "debug trampoline", to handle the case where a user space program single steps into an exception. In such cases, the exception should be executed at full speed and single stepping should resume after the exception. The code above changes the return address of the exception, so that that returns to a debug "trampoline" instead of the real return address. This trampoline will then reconfigure the debug system, so that single stepping can be resumed.

The problem with the code is that it changes two system registers that are unavailable on the AVR32A architecture. Instead of saving the return address and status register in dedicated system registers, the AVR32A architecture saves them on the stack. The equivalent of changing the two system registers would be to change the two registers as they are saved on the stack.

We made a design decision to try to reuse the registers saved automatically by the processor for the pt\_regs structure. Thus, if we change the return address and status register on the stack, we will also change the return address and status register the exception handler would see. This would be troublesome, since the status register and return address is used to determine how the exception is handled.

A possible work around would be to insert a new stack frame when single stepping into an exception. The first stack frame would contain the correct pt\_regs structure, while the next stack frame would contain what is needed to return to the debug "trampoline".

### 6.2.7 FDPIC ELF support for systems with an MMU

As mentioned in 3.6.16, we only added support for FDPIC ELF for systems with an MMU. It would be useful to also support the FDPIC ELF format in systems with MMU support. This would allow development of FDPIC ELF applications and the FDPIC ELF toolchain on platforms with an MMU.

To do this, one needs to create a structure of the mm\_context\_t used by MMU systems, and add the fields required by the FDPIC ELF loader to this structure.

# 6.3 Toolchain

The toolchain is not yet completed – it lacks support for dynamic linking, and it needs some error checking. In this section we will outline the remaining tasks for the toolchain.

### 6.3.1 Dynamic linking

The toolchain is currently only able to produce statically linked binaries. It should be able to support creating shared libraries and dynamically linked executables. At the very least, this requires changes to the linker, but it might be advantageous to also change the assembler and GCC.

The linker needs to be changed to handle a new relocation type for function calls. As mentioned in section 2.10.3, function calls across two different modules need to change the current GOT pointer to the new modules GOT pointer. The previous GOT pointer needs to be restored when the function call returns. The linker must therefore support this type of function call.

When saving the previous GOT pointer, it can also be advantageous to save it to one of the registers which is preserved across function calls. That would require changes to GCC and to the assembler. The assembler would need a new pseudo-instruction for function calls. It currently has a pseudo-instruction for function calls, which the linker replaces with the correct method for calling the function. The new pseudo-instruction should take in both the destination of the function call and a register which can be used to hold the previous GOT pointer.

After the new pseudo-instruction is added to the assembler, GCC would need to be changed to use it. GCC would need to select a suitable register and insert the new call instruction with that register as a parameter.

### 6.3.2 Error handling

The current changes to the linker doesn't properly check that all input files are FDPIC ELF files when being executed with the -mavr32linuxfdpic flag. It is this flag that tells the linker that it is processing FDPIC ELF files. This leads to errors, since it will not initialize everything correctly in those cases. What needs to be done is to check that every input file is FDPIC ELF files when the linker is executed with the -mavr32linuxfdpic flag, it should check that none of the input files are FDPIC ELF files.

# 6.4 AVR32B series compatibility

Since AVR32A and AVR32B are both implementations of the AVR32 architecture, it should, in theory, be possible to run the same binary Linux applications on both sub-architectures. A couple of requirements have to be fulfilled, though. The binary must only use instructions available in both sub-architectures, and can not use unaligned memory accesses. Note that different revisions of the AVR32 architecture exist, and the

instruction sets differ slightly. In the future, if support for dynamically linked libraries is implemented for both sub-architectures, unaligned access could be outsourced to the C library, thus eliminating the alignment issue in user space applications. To be able to work on all AVR32 variations, the binary must be compiled as a FDPIC ELF file, and FDPIC ELF files must be supported also on AVR32 systems with an MMU. See also section 6.2.7.

# Chapter 7

# Bibliography

- Avr32 linux kernel wiki. http://avr32linux.org/twiki/bin/view/Main/ LinuxKernel, 2008.
- [2] Erik Andersen. The official busybox website. http://www.busybox.net, 2009.
- [3] Rob Arnold. Why do i need a resistor with an led? http://led.linear1.org/ why-do-i-need-a-resistor-with-an-led/, 2006.
- [4] Atmel. avr32 gcc. http://www.atmel.com/dyn/Products/tools\_card.asp? tool\_id=4118.
- [5] Atmel. AVR32 Architecture Manual. http://www.atmel.com/dyn/resources/ prod\_documents/doc32000.pdf, 2007.
- [6] Atmel. AVR32 UC3 32-bit Flash Microcontrollers. http://www.atmel.com/dyn/ resources/prod\_documents/doc7919.pdf, 2007.
- [7] Atmel. AT32AP7000 Datasheet. http://www.atmel.com/dyn/resources/prod\_ documents/doc32003.pdf, 2008.
- [8] Atmel. AT32UC3A Series Datasheet, Revision F. http://www.atmel.com/dyn/ resources/prod\_documents/doc32058.pdf, 2008.
- [9] Atmel. AVR32 UC3A Product Card. http://www.atmel.com/dyn/products/ product\_card.asp?part\_id=4117, 2008.
- [10] Eric J. Braude. Software Engineering An Object-Oriented Perspective. John Wilsey & Sons, INC, 2000.
- [11] Free Software Foundation. Gcc development mission statement. http://gcc.gnu. org/gccmission.html, 1999.
- [12] Free Software Foundation. Gnu binutils. http://www.gnu.org/software/ binutils/, 2007.

- [13] CodeSourcery Inc. Joseph Myers. Draft sh uclinux fdpic abi. http://gcc.gnu. org/ml/gcc/2008-02/msg00619.html, 2008.
- [14] Kernel.org. Linux Kernel Archives. http://kernel.org/, 2008.
- [15] Amol Lad, Sriram Neelakandan, and Pichai Raghavan. *Embedded Linux system design and development*. CRC Press, 2005.
- [16] Evan Leibovitch. The 86open project. http://www.telly.org/86open/, 1999.
- [17] Kernel maintainers. Linux Kernel Documentation. http://git.kernel.org/?p= linux/kernel/git/torvalds/linux-2.6.git;a=tree;f=Documentation.
- [18] Arcturus Networks. What is uClinux? http://uclinux.org/description/, 2008.
- [19] David A. Patterson and John L. Hennessy. Computer Organization and Design. Morgan Kaufmann, 3 edition, 2007.
- [20] Craig Peacock. uclinux bflt binary flat format. http://www.beyondlogic.org/uClinux/bflt.htm, 2005.
- [21] Inc The Santa Cruz Operation. System v, application binary interface. http: //www.caldera.com/developers/devspecs/gabi41.pdf, 1997.
- [22] uCdot.org. uclinux merged into main line linux kernel sources. http://www.ucdot. org/article.pl?sid=02/11/05/0324207.
- [23] uClibc.org. About uclibc. http://www.uclibc.org/, 2008.
- [24] usb.org. Introduction to usb on-the-go. http://www.usb.org/developers/ onthego/USB\_OTG\_Intro.pdf, 2003.
- [25] Inc VDC Research Group. THE EMBEDDED SOFTWARE MARKETING INTELLIGENCE PROGRAM: 2008 Service YearTrack 1: Operating Systems Used in Embedded Systems, Volume 1: Linux. http://www.vdcresearch.com/ PurchasedDownloadFile.asp?type=executivebrief&id=2283, 2008.

# Appendix A

# Acronyms

- **ABI** Application Binary Interface
- $\ensuremath{\mathsf{BFD}}$  Binary Format Descriptor
- **CPU** Central Processor Unit
- $\ensuremath{\mathsf{CVS}}$  Concurrent Versions System
- **DAC** Digital to Analog Converter
- **DHCP** Dynamic Host Configuration Protocol
- **DMA** Direct Memory Access
- **EBI** External Bus Interface
- **EEPROM** Electrically Erasable Programmable Read-Only Memory
- $\ensuremath{\mathsf{ELF}}$  Executable and Linkable Format
- **EPROM** Erasable Programmable Read-Only Memory
- **EEPROM** Electrically Erasable Programmable Read-Only Memory
- **EPROM** Erasable Programmable Read-Only Memory
- **FDPIC** Function Descriptor Position Independent Code
- $\ensuremath{\mathsf{FSF}}$  Free Software Foundation
- GCC GNU Compiler Collection
- **GDB** GNU Debugger
- GNU GNU's Not Unix
- **GPIO** General Purpose Input/Output

- ${\ensuremath{\mathsf{GPL}}}$  General Public License
- **GOT** Global Offset Table
- $\ensuremath{\mathsf{HSB}}$  High Speed Bus
- **IO** Input/Output
- **IP** Internet Protocol
- **IDE** Integrated Drive Electronics
- JTAG Joint Test Action Group
- LCD Liquid Crystal Display
- **LED** Light Emitting Diode
- **MAC** Media Access Controller
- **MCI** MultiMedia Card Interface
- $\ensuremath{\mathsf{MII}}$  Media Independent Interface
- **MMU** Memory Management Unit
- $\boldsymbol{\mathsf{MPU}}$  Memory Protection Unit
- **NFS** Network File System
- **NOP** No-Operation
- **PDC** Peripheral DMA Controller
- **PDCA** Peripheral DMA Controller
- **PIC** Position Independent Code
- **PIO** Parallel Input/Output
- **PLC** Programmable Logic Controller
- **PLT** Procedure Linkage Table
- **POSIX** Portable Operating System Interface for Unix
- **PROM** Programmable Read-Only Memory
- **RAM** Random Access Memory
- **RMII** Reduced Media Independent Interface
- **SD** Secure Digital

**SDRAM** Synchronous Dynamic Random Access Memory

 $\textbf{SMC} \ {\rm Static} \ {\rm Memory} \ {\rm Controller}$ 

**SPI** Serial Peripheral Interface

**SRAM** Static Random Access Memory

**SUS** Single UNIX Specification

**TCP** Transmission Control Protocol

**TFTP** Trivial File Transfer Protocol

**TLB** Translation Lookaside Buffer

**UDP** User Datagram Protocol

 ${\sf URL}\,$  Uniform Resource Locator

 ${\sf USB}\,$  Universal Serial Bus

# Appendix B

# **U-Boot** patch cleanup

B.1 Network limiting reorganization

```
1 diff --git a/drivers/net/macb.c b/drivers/net/macb.c
    index 561669b..31a4fbe 100644
--- a/drivers/net/macb.c
+++ b/drivers/net/macb.c
  ^{2}_{3}
  4
    5
  \frac{6}{7}
 8
9
                 u16 status, adv;
                int rmii_mode;
unsigned min_hz;
    -
    2
 10
 11
    -

-#ifdef CONFIG_RMII

- rmii_mode = 1;

- min_hz = 50000000;
 12
13
 14
    -#else
 15
 16
    -
                 rmii_mode = 0;
17
18
19
    _
                min_{hz} = 25000000;
    -#endif
37
    +#endif
38
39
    macb_mdio_write(macb, MII_ADVERTISE, adv);
printf("%s: Starting autonegotiation...\n", netdev->name);
@@ -345,7 +334,7 @@ static int macb_phy_find(struct macb_device *macb)
40
\begin{array}{r} 41 \\ 42 \\ 43 \\ 44 \\ 45 \\ 46 \\ 47 \\ 48 \end{array}
                /* Search for PHY... */
for (i = 0; i < 32; i++) {
    macb->phy_addr=i;
    macb->phy_addr = i
    id = = cach = dia

    +
                                                      í;
                             phy_id = macb_mdio_read(macb, MII_PHYSID1);
if (phy_id != 0xffff) {
                                        _id != Oxffff) {
  printf("%s: PHY present at %d\n", macb->netdev.name, i);
 49
```

# B.2 Add board to lists

```
diff --git a/MAINTAINERS b/MAINTAINERS
1
  index 9c0d6bf..d83b580 100644
^{2}_{3}
  ---
      a/MAINTAINERS
\tilde{4}
  +++ b/MAINTAINERS
  @@ -747,6 +747,7 @@ Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
ATSTK1004 AT32AP7002
\mathbf{5}
                          AT32AP7002
6
          ATSTK1006
                           AT32AP7000
7
                           AT32AP7000
8
           ATNGW100
9
  +
          ATEVK1100
                           AT32UC3A0512
10
   ************
11
   # SuperH Systems:
diff --git a/MAKEALL b/MAKEALL
12
  diff --git a/MAKEALL b/MAKEAL
index 9ccb9ac..cd33214 100755
13
14
      a/MAKEALL
15
  +++ b/MAKEALL
16
  17
18
19
20
   LIST_avr32="
\frac{20}{21}
          atevk1100
  +
                           ١
22
          atstk1002
                           ١
23
          atstk1003
\bar{24}
                           ١
          atstk1004
```

# **B.3** Precedence safety fix

```
1
     diff --git a/cpu/at32uc/smc.h b/cpu/at32uc/smc.h
     index ea4d399..ae765ec 100644
--- a/cpu/at32uc/smc.h
 \mathbf{2}
 3
     +++ b/cpu/at32uc/smc.h
@@ -8,10 +8,10 @@
#include <asm/io.h>
 4
 5
 6
 8
      /* SMC register offsets */
     -#define SMC_PULSE(x)
-#define SMC_PULSE(x)
 9
                                                                                              0 \times 0000 + (x) * 0 \times 10
                                                                                              0x0004+(x)*0x10
0x0008+(x)*0x10
10
    -#define SMC_FULSE(x)
-#define SMC_MODE(x)
+#define SMC_SETUP(x)
+#define SMC_PULSE(x)
+#define SMC_CYCLE(x)
+#define SMC_MODE(x)
11
12
                                                                                              0x000c+(x)*0x10
                                                                                               (0x0000+(x)*0x10)
(0x0004+(x)*0x10)
(0x0008+(x)*0x10)
13
14
15
16
                                                                                               (0x000c+(x)*0x10)
17
18
       /* Bitfields in SETUP0..3 */
19
      #define SMC_NWE_SETUP_OFFSET
                                                                                              0
```

# **B.4** Board configuration

```
diff --git a/include/configs/atevk1100.h b/include/configs/atevk1100.h
 1
   index 2a9d91b..ad134f8 100644
--- a/include/configs/atevk1100.h
 \mathbf{2}
 3
 4
    +++ b/include/configs/atevk1100.h
   @@ -72,7 +72,8 @@
 5
   * Select the operating range for the PLL.
* PLLOPT[0]: Select the VCO frequency range.
* PLLOPT[1]: Enable the extra output divider.
- * PLLOPT[2]: Disable the Wide-Bandwidth mode (Wide-Bandwidth mode allows a faster startup time and out
 6
 7
 \frac{8}{9}
           of
                       time).
10
   + * PLLOPT[2]: Disable the Wide-Bandwidth mode (Wide-Bandwidth mode allows a
11
   + *
                         faster startup time and out-of-lock time).
12
13
      * We want to run the cpu at 66 MHz, and the fVCO of the PLL at 132 MHz.
14
       */
   @@ -93,7 +94,7 @@
15
16
     #define CONFIG_STACKSIZE
17
                                                             (2048)
18
   -#define CONFIG_BAUDRATE
+#define CONFIG_BAUDRATE
#define CONFIG_BOOTARGS
19
                                                                         9600
20
                                                                         115200
21
                                                                                                                       ١
```

```
\frac{22}{23}
                  "console=ttyS0 ip=dhcp root=/dev/nfs rootwait=1"
    @@ -143,6 +144,11 @@
/* Ethernet - RMII mode */
#define CONFIG_MACB
#define CONFIG_RMII
24
\frac{24}{25}
26
                                                                         1
27
                                                                          1
\frac{21}{28}
29
    +/*
    + * 100Mbps requires a CPU clock of at least 50MHz for RMII mode, and 25MHz for
+ * MII mode. Set CONFIG_MACB_FORCE10M flag if clock is too slow for 100Mbit.
\overline{30}
31
    + */
    +#define CONFIG_MACB_FORCE10M
32
                                                                         1
\overline{33}
    #define CONFIG_ATMEL_USART
#define CONFIG_ATMEL_SPI
@@ -156,7 +162,7 @@
\frac{34}{35}
                                                                          1
                                                                          1
36
\frac{37}{38}
      #define CONFIG_NR_DRAM_BANKS
                                                                         1
39
    -/* Internal flash on the microcontroller (TODO?) (512kB)*/
+/* Internal flash on the microcontroller (512kB)*/
40
41
     #define CFG_FLASH_BASE
#define CFG_FLASH_SIZE
#define CFG_MAX_FLASH_BANKS
42
                                                                         0x80000000
43
                                                                         0 x 80000
44
                                                                         1
45
     @@ -171,14 +177,15 @@
46
      #define CONFIG_ENV_IS_IN_FLASH
#define CONFIG_ENV_SIZE
47
                                                                         1
48
                                                                                       65536
                                      ADDR
                                                                                        (CFG_FLASH_BASE + CFG_FLASH_SIZE - CONFIG_ENV_SIZE)
(CFG_FLASH_BASE + CFG_FLASH_SIZE - \
\frac{49}{50}
    -#define CONFIG_ENV_ADDR
+#define CONFIG_ENV_ADDR
                                                                          CONFIG_ENV_SIZE)
51
52 \\ 53
      #define CFG_INIT_SP_ADDR
                                                                          (CFG_INTRAM_BASE + CFG_INTRAM_SIZE)
54
      #define CFG_MALLOC_LEN
#define CFG_DMA_ALLOC_LEN
\frac{55}{56}
                                                                          (256 * 1024)
                                                                          (16384)
57
    -/* Allow 3MB(TODO:update) for the kernel run-time image */
+/* Allow 2.5MB for the kernel run-time image */
58
59
      #define CFG_LOAD_ADDR
                                                                          (CFG_SDRAM_BASE + 0x00270000)
60
      #define CFG_BOOTPARAMS_LEN
61
                                                                          (16 * 1024)
```

#### **B.5** Keeping lists sorted

```
diff --git a/Makefile b/Makefile
1
  index bfaa625..d9fbc6e 100644
\mathbf{2}
\overline{3}
  --- a/Makefile
  +++ b/Makefile
4
  @@ -3047,6 +3047,9 @@ $(BFIN_BOARDS):
# AVR32
5
6
   8
9
  +atevk1100_
         lOO_config : unconfig
@$(MKCONFIG) $(@:_config=) avr32 at32uc atevk1100 atmel at32uc3a0xxx
10
  +
+
11
         )O_config : unconfig
@$(MKCONFIG) $(@:_config=) avr32 at32ap atngw100 atmel at32ap700x
12
  atngw100_config
13
14
  00 -3071,9 +3074,6 00 hammerhead_config :
15
                                               unconfig
  mimc200_config : unconfig
@$(MKCONFIG) $(@:_config=) avr32 at32ap mimc200 mimc at32ap700x
16
17
18
  -atevk1100_config : unconfig
- 0$(MKCONFIG) $(@:_config=) avr32 at32uc atevk1100 atmel at32uc3a0xxx
19
20
21
22
   \frac{22}{23}
   # SH3 (SuperH)
   #====
24
```

#### **Removal of TODOs B.6**

```
diff --git a/cpu/at32uc/at32uc3a0xxx/sm.h b/cpu/at32uc/at32uc3a0xxx/sm.h
index d232f91..17bff39 100644
--- a/cpu/at32uc/at32uc3a0xxx/sm.h
1
2
\begin{vmatrix} 3 \\ 4 \end{vmatrix}
```

```
+++ b/cpu/at32uc/at32uc3a0xxx/sm.h
```

5 00 -30,7 +30,6 00 6 #define SM\_PM\_VREGCR 7 #define SM\_PM\_BOD (SM\_PM\_REGS\_OFFSET + 0x00c8) (SM\_PM\_REGS\_OFFSET + 0x00d0) (SM\_PM\_REGS\_OFFSET + 0x0140) #define SM\_PM\_RCAUSE #define SM\_PM\_KCAUSE -#define SM\_RC\_RCAUSE /\* RTC starts at 0xFFFF0D00 \*/ #define SM\_RTC\_REGS\_OFFSET #define SM\_RTC\_CTRL 00 -45,25 +44,24 00 #define SM\_WDT\_CTRL #define SM\_WDT\_CTRL #define SM\_WDT\_CTRL #define SM\_WDT\_CLR -#define SM\_WDT\_CXR \*/ SM\_PM\_RCAUSE /\* TODO: remove \*/ 0x0d00 (SM\_RTC\_REGS\_OFFSET + 0x0000) 0x0d30 (SM\_WDT\_REGS\_OFFSET + 0x0000) (SM\_WDT\_REGS\_OFFSET + 0x0004) (SM\_WDT\_REGS\_OFFSET + 0x0008) /\* TODO: does not exist ? 16 #define SM\_WDI\_CLK 17 -#define SM\_WDI\_EXT \*/ 18 /\* EIC starts at offset 0xFFFF0D80 \*/ 19 /\* TODO: change EIM to EIC \*/ 20 #define SM\_EIC\_REGS\_OFFSET 21 -#define SM\_EIM\_IER 22 -#define SM\_EIM\_IDR 23 -#define SM\_EIM\_IDR 24 -#define SM\_EIM\_IDR 25 -#define SM\_EIM\_ICR 26 -#define SM\_EIM\_ICR 27 -#define SM\_EIM\_EDGE 28 -#define SM\_EIM\_EDGE 28 -#define SM\_EIM\_EVEL 29 -#define SM\_EIM\_FILTER 30 -#define SM\_EIM\_SCAN 31 -#define SM\_EIM\_SCAN 32 -#define SM\_EIM\_DIS 35 -#define SM\_EIM\_DIS 35 -#define SM\_EIC\_IER 37 +#define SM\_EIC\_IDR 38 +#define SM\_EIC\_IDR 38 +#define SM\_EIC\_IDR 39 +#define SM\_EIC\_IDR 40 +#define SM\_EIC\_IDR 41 +#define SM\_EIC\_IDR 41 +#define SM\_EIC\_ISR 40 +#define SM\_EIC\_ISR 41 +#define SM\_EIC\_EDGE 43 +#define SM\_EIC\_TEST 46 +#define SM\_EIC\_SCAN 48 +#define SM\_EIC\_SCAN 48 +#define SM\_EIC\_DIS 50 +#define SM\_EIC\_DIS 51 -#define SM\_EIC\_CTRL 54 -#define SM\_EIC\_DIS 55 -#define SM\_EIC\_CTRL 54 -#define SM\_EIC\_DIS 56 +#define SM\_EIC\_CTRL 57 -#define SM\_EIC\_CTRL 54 -#define SM\_EIC\_CTRL 54 -#define SM\_EIC\_CTRL 55 -#define SM\_EIC\_CTRL 54 -#define SM\_EIC\_CTRL 54 -#define SM\_EIC\_CTRL 55 -#define SM\_EIC\_TTRL 55 -#define SM\_EIC\_TTRL 55 -#define SM\_EIC\_TTRL 55 -#define SM\_EIC\_TTRL 55 Ox0d80 (SM\_EIC\_REGS\_OFFSET + 0x0000) (SM\_EIC\_REGS\_OFFSET + 0x0004) (SM\_EIC\_REGS\_OFFSET + 0x0000) (SM\_EIC\_REGS\_OFFSET + 0x0010) (SM\_EIC\_REGS\_OFFSET + 0x0014) (SM\_EIC\_REGS\_OFFSET + 0x0014) (SM\_EIC\_REGS\_OFFSET + 0x0012) (SM\_EIC\_REGS\_OFFSET + 0x0020) (SM\_EIC\_REGS\_OFFSET + 0x0024) (SM\_EIC\_REGS\_OFFSET + 0x0034) (SM\_EIC\_REGS\_OFFSET + 0x0034) (SM\_EIC\_REGS\_OFFSET + 0x0034) (SM\_EIC\_REGS\_OFFSET + 0x0004) (SM\_EIC\_REGS\_OFFSET + 0x0004) (SM\_EIC\_REGS\_OFFSET + 0x0004) (SM\_EIC\_REGS\_OFFSET + 0x0010) (SM\_EIC\_REGS\_OFFSET + 0x0014) (SM\_EIC\_REGS\_OFFSET + 0x0014) (SM\_EIC\_REGS\_OFFSET + 0x0014) (SM\_EIC\_REGS\_OFFSET + 0x0012) (SM\_EIC\_REGS\_OFFSET + 0x0024) (SM\_EIC\_REGS\_OFFSET + 0x0026) (SM\_EIC\_REGS\_OFFSET + 0x0026) (SM\_EIC\_REGS\_OFFSET + 0x0027) (SM\_EIC\_REGS\_OFFSET + 0x0026) (SM\_EIC\_REGS\_OFFSET + 0x0026) (SM\_EIC\_REGS\_OFFSET + 0x0027) (SM\_EIC\_REGS\_OFFSET + 0x0026) (SM\_EIC\_REGS\_OFFSET + 0x0027) (SM\_EIC\_REGS\_OFFSET + 0x0037) (SM\_EIC\_REGS\_OFFSET + 0x0037) (SM\_EIC\_REGS\_OFFSET + 0 0x0d80 +#define SM\_EIC\_DIS +#define SM\_EIC\_CTRL /\* Bitfields used in many registers \*/
#define SM\_EN\_OFFSET
@@ -110,8 +108,6 @@
#define SM\_PLLMUL\_SIZE
#define SM\_PLLCOUNT\_OFFSET
#define SM\_PLLCOUNT\_SIZE
#define SM\_PLLCOUNT\_OFFSET  $5\overline{3}$ -#define SM\_PLLTEST\_OFFSET -#define SM\_PLLTEST\_SIZE /\* TODO: remove \*/ 1 /\* TODO: remove \*/ /\* Bitfields in PM\_OSCCTRL0,1 \*/
#define SM\_MODE\_OFFSET
@@ -119,31 +115,12 @@
#define SM\_STARTUP\_OFFSET
#define SM\_STARTUP\_SIZE -/\* Bitfields in PM\_VCTRL \*/ -/\* Bitfields in PM\_VCIRL \*/ -#define SM\_VAUTO\_OFFSET -#define SM\_VAUTO\_SIZE -#define SM\_PM\_VCTRL\_VAL\_OFFSET -#define SM\_PM\_VCTRL\_VAL\_SIZE 0 /\* TODO: remove \*/ /\* TODO: remove \*/ /\* TODO: remove \*/ /\* TODO: remove \*/ -/\* Bitfields in PM\_VMREF \*/ -#define SM\_REFSEL\_OFFSET -#define SM\_REFSEL\_SIZE  $74 \\ 75 \\ 76$ /\* TODO: remove \*/
/\* TODO: remove \*/ \_ -/\* Bitfields in PM\_VMV \*/ -#define SM\_PM\_VMV\_VAL\_OFFSET -#define SM\_PM\_VMV\_VAL\_SIZE  $\begin{array}{c} 77 \\ 78 \end{array}$ /\* TODO: remove \*/
/\* TODO: remove \*/ /\* Bitfields in PM\_IER/IDR/IMR/ISR/ICR, POSCSR \*/
#define SM\_LOCKO\_OFFSET
#define SM\_LOCKO\_SIZE\_\_\_\_\_1 #define SM\_LOCK0\_SIZE #define SM\_LOCK1\_OFFSET #define SM\_LOCK1\_SIZE -#define SM\_WAKE\_OFFSET -#define SM\_WAKE\_SIZE /\* TODO: remove \*/ /\* TODO: remove \*/ 

88	-#define SM_VOK_OFFSET	3	/*	TODO:	remove */	
89	-#define SM_VOK_SIZE	1	/*	TODO:	remove */	
90	-#define SM_VMRDY_OFFSET		4		/* TODO: remove */	
91	-#define SM_VMRDY_SIZE	1	/*	TODO:	remove */	
92	#define SM_CKRDY_OFFSET		5			
93	#define SM_CKRDY_SIZE	1				
94	<pre>#define SM_MSKRDY_OFFSET</pre>	6				
95	@@ -180,8 +157,6 @@					
96	#define SM_WDT_SIZE	1				
97	#define SM_JTAG_OFFSET	4				
- 98	#define SM_JTAG_SIZE	1				
- 99	-#define SM_SERP_OFFSET	5	/*	TODO:	remove */	
100	-#define SM_SERP_SIZE	1	/*	TODO:	remove */	
101	#define SM_CPUERR_OFFSET	7				
102	#define SM_CPUERR_SIZE	1				
103	#define SM_OCDRST_OFFSET	8				

#### B.7 Coding style fixes

```
1
  \frac{2}{3}
  4
  \frac{5}{6}
  7
                          /* wait for osc0 */
while (!(sm_readl(PM_POSCSR) & SM_BIT(OSCORDY)));
while (!(sm_readl(PM_POSCSR) & SM_BIT(OSCORDY)))
  \frac{8}{9}
       +
 10
 11
       +
 12
 13
                          /* run from osc0 */

      10
      sm_writel(PM_MCCTRL, SM_BF(MCSEL, 1) | SM_BIT(OSCOEN));

      15
      00
      -59,11
      +60,13
      00
      void clk_init(void)

      16
      Image: Sm_BIT(ERRATA));

17
                          /* Wait for lock */
while (!(sm_readl(PM_POSCSR) & SM_BIT(LOCKO)));
while (!(sm_readl(PM_POSCSR) & SM_BIT(LOCKO)))
 18
 19
       _
       +
+
20
\overline{21}
                                             ;
22
       #endif
23
                          /* We cannot write the CKSEL register before the ready-signal is set. */
while (!(sm_readl(PM_POSCSR) & SM_BIT(CKRDY)));
while (!(sm_readl(PM_POSCSR) & SM_BIT(CKRDY)))
\bar{24}
25
       _
\frac{26}{26}
27
       +
+
                                             :
28
     /* Set up clocks for the CPU and all peripheral buses */
    cksel = 0;
diff --git a/cpu/at32uc/cpu.c b/cpu/at32uc/cpu.c
index 4a95427..d145e1d 100644
--- a/cpu/at32uc/cpu.c
+++ b/cpu/at32uc/cpu.c
@@ -55,7 +55,7 @@ int cpu_init(void)
    sysreg_write(EVBA, (unsigned long)&_evba);
    asm volatile("csrf %0" :: "i"(SYSREG_EM_OFFSET));
29
30
31
\overline{32}
33
34
35
36
37
38
39
                         if(gclk_init)
if (gclk_init)
40
       +
41
                                             gclk_init();
42
42
43 return 0;
44 diff --git a/cpu/at32uc/flashc.c b/cpu/at32uc/flashc.c
45 index e626e1f..2244b2e 100644
46 --- a/cpu/at32uc/flashc.c
47 +++ b/cpu/at32uc/flashc.c
48 @@ -56,7 +56,7 @@ unsigned long flash_init(void)
49 /* Currently, all interflash have pages which are 128 words. */
50 flash_info[0].sector_count = size / (128*4);
51
51
                         for(i=0; i<flash_info[0].sector_count; i++) {
for (i = 0; i < flash_info[0].sector_count; i++) {
    flash_info[0].start[i] = i*128*4 + CFG_FLASH_BASE;</pre>
52
\frac{53}{54}
       +
55
                          }
56
57
       @@ -73,19 +73,20 @@ void flash_print_info(flash_info_t *info)
58
         static void flash_wait_ready(void)
59
         Ĩ
60
```

```
while(! flashc_readl(FSR) & FLASHC_BIT(FRDY) );
while (!flashc_readl(FSR) & FLASHC_BIT(FRDY))
 61 -
 \begin{array}{c|c} 61 \\ 62 \\ 63 \\ + \end{array}
                                :
       }
 64
 65
 66
       int flash_erase(flash_info_t *info, int s_first, int s_last)
 67
       {
 68
                   int page;
 69
70
71
72
73
74
75
76
77
78
79
80
                   for(page=s_first;page<s_last; page++) {
  for (page = s_first; page < s_last; page++) {
     flash_wait_ready();
  }
}</pre>
     _
     +
                               _
      -
     - - + + + +
                                                       FLASHC_BF(CMD, FLASHC_EP) |
FLASHC_BF(PAGEN, page) |
FLASHC_BF(KEY, 0xa5));
 81
 82
                   return ERR OK:
 83
       }
     00 -105,15 +106,15 00 static void write_flash_page(unsigned int pagen, const u32 *data)
 84
 85
 86
                   /* fill page buffer*/
                   87
 88
89
     _
      _
                   for (i = 0; i < 128; i++) {
    dst[i] = data[i];</pre>
 90
     ++
 91
92
                   }
 93
                  94
 95
 96
     2
 \frac{97}{98}
      _
 99
     +
+
+
100
101
      }
102
103
       int write_buff(flash_info_t *info, uchar *src, ulong addr, ulong count)
00 -134,7 +135,7 00 int write_buff(flash_info_t *info, uchar *src, ulong addr, ulong count)
for (i = 0; i < count; i += 128*4) {
    unsigned int pagen;
    pagen = (addr-CFG_FLASH_BASE+i) / (128*4);
    restriction (restriction) (restriction)
104
105
     00
106
107
108
                                write_flash_page(pagen, (u32*) (src+i));
write_flash_page(pagen, (u32 *) (src+i));
109
110
     +
111
                   }
112
113
114 diff --git a/cpu/at32uc/smc.c b/cpu/at32uc/smc.c
115 index f4bb9fb..74c2947 100644
116 --- a/cpu/at32uc/smc.c
     +++ b/cpu/at32uc/smc.c
117
118 00 -26,13 +26,13 00 unsigned long sram_init(const struct sram_config *config)
119
120
                   switch (config->data_bits) {
121
                   case 8:
                                dbw=0;
122
123
     +
                                dbw = 0;
124
                                break;
125
                   case 16:
                                dbw=1;
126
     +
127
                                dbw = 1;
128
                                break;
129
                   case 32:
                                dbw=2;
dbw = 2;
     -
130
     +
131
132
                                break;
133
                   default:
     panic("Invalid number of databits for SRAM");

@@ -52,7 +52,7 @@ unsigned long sram_init(const struct sram_config *config)
134
135
136
137
                  smc_writel(config->chip_select, MODE, cfgreg);
sram_size= (1<<config->address_bits) * (config->data_bits/8);
sram_size = (1<<config->address_bits) * (config->data_bits/8);
138
139
      -
140
     +
141
142
143
                   return sram_size;
```

```
144| diff --git a/include/asm-avr32/arch-at32uc3a0xxx/portmux.h b/include/asm-avr32/arch-at32uc3a0xxx/portmux
                     .h
          index 2877206..c9b17a8 100644
 145
          146
147
 148
          #include <asm/arch-common/portmux-gpio.h>
149
          #include <asm/arch/memory-map.h>
150
 151
         -#define PORTMUX_PORT(x)
+#define PORTMUX_PORT(x)
#define PORTMUX_PORT_A
#define PORTMUX_PORT_B
#define PORTMUX_PORT_C
                                                                                              ( (void *) (GPIO_BASE + (x) * 0x0100) )
((void *) (GPIO_BASE + (x) * 0x0100))
PORTMUX_PORT(0)
152
153
154
                                                                                              PORTMUX_PORT(1)
PORTMUX_PORT(2)
 155
 156
157 diff --git a/include/asm-avr32/arch-at32uc3a0xxx/clk.h b/include/asm-avr32/arch-at32uc3a0xxx/clk.h
158 index 1bfb721..eb94eaa 100644
159 --- a/include/asm-avr32/arch-at32uc3a0xxx/clk.h
          +++ b/include/asm-avr32/arch-at32uc3a0xxx/clk.h
 160
 161 @@ -37,7 +37,6 @@ static inline unsigned long get_cpu_clk_rate(void)
 162
          }
 163
            static inline unsigned long get_hsb_clk_rate(void)
164
          {
                               //TODO HSB is always the same as cpu-rate
return MAIN_CLK_RATE >> CFG_CLKDIV_CPU;
165
 166
167
           }
         static inline unsigned long get_pba_clk_rate(void)
diff --git a/include/asm-avr32/arch-at32uc3a0xxx/memory-map.h b/include/asm-avr32/arch-at32uc3a0xxx/
168
169
          memory -map.h
index cef3807..3beaad9 100644
--- a/include/asm-avr32/arch-at32uc3a0xxx/memory-map.h
170
 171

      171
      --- a/include/asm-avr32/arch-at32uc3a0xxx/memory-map.n

      172
      +++ b/include/asm-avr32/arch-at32uc3a0xxx/memory-map.h

      173
      @0
      -70,6
      #00

      174
      #define TC_BASE
      0xFFFF:

      175
      #define ADC_BASE
      0xFFFF:

                                                                                                                                                              0xFFFF3800
175 \\ 176
                                                                                                                                         0xFFFF3C00
         -#define GPI0_PORT(x) ( (void *) (GPI0_BASE + (x) * 0x0100) )
+#define GPI0_PORT(x) ((void *) (GPI0_BASE + (x) * 0x0100))
 177
178
179
180 #endif /* __AT32UC3A0512_MEMORY_MAP_H__ */
181 diff --git a/include/asm-avr32/arch-at32uc3a0xxx/addrspace.h b/include/asm-avr32/arch-at32uc3a0xxx/
          addrspace.h
index 90feed7..0b8b3df 100644
 182
          --- a'include/asm-avr32/arch-at32uc3a0xxx/addrspace.h
+++ b/include/asm-avr32/arch-at32uc3a0xxx/addrspace.h
 183
 184
                                                                                _inline__ unsigned long virt_to_phys(volatile void *address)
 185 @@ -33,7
                                 +33,7 @@ static
                              return PHYSADDR(address);
186
           }
187
 188
          -static __inline__ void * phys_to_virt(unsigned long address)
+static __inline__ void *phys_to_virt(unsigned long address)
 189
 190
 191
           {
192
                               return (void *)address;
 193
           3
194 diff --git a/cpu/at32uc/cache.c b/cpu/at32uc/cache.c
195 index 06fa12c..d624e6f 100644
196 --- a/cpu/at32uc/cache.c
          +++ b/cpu/at32uc/cache.c
 197
\begin{array}{c} 198 \quad 0 \\ 98 \quad 0 \\ 99 \quad \ast \\ 8 \\ 199 \quad \ast \\ 8 \\ 199 \quad \ast \\ 8 \\ 199 \quad \ast \\ 199 \quad \ast \\ 100 \\ 100 \quad \ast \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\ 100 \\
             */
201
         -void flush_cache (unsigned long start_addr, unsigned long size)
+void flush_cache(unsigned long start_addr, unsigned long size)
 202
203
204
           {
 205
                               /* No cache to clean in the at32uc3. */
206
           7
         diff --git a/board/atmel/atevk1100/atevk1100.c b/board/atmel/atevk1100/atevk1100.c index a85337e..e9c5452 100644
207
 208
209 --- a/board/atmel/atevk1100/atevk1100.c
210 +++ b/board/atmel/atevk1100/atevk1100.c
211 00 -88,7 +88,8 00 phys_size_t initdram(int board_type)
212 unsigned long actual_size;
213
                               void *sram_base;
 214
                              215
216
          +
217
218
219
                               expected_size = sram_init(&sram_config);
actual_size = get_ram_size(sram_base, expected_size);
220
```

# Appendix C

# **Unsubmitted U-Boot changes**

```
diff --git a/board/atmel/atevk1100/atevk1100.c b/board/atmel/atevk1100/atevk1100.c
index e9c5452..d2d7893 100644
--- a/board/atmel/atevk1100/atevk1100.c
+++ b/board/atmel/atevk1100/atevk1100.c
 \frac{2}{3}
 4
 @@ -105,7 +105,10 @@ phys_size_t initdram(int board_type)
    int board_early_init_r(void)
   _{
            /* Physical address of phy (0xff = auto-detect) */
10
   +
            /*
             * Physical address of phy. This is not used when the address is * autodetected. See CONFIG_MACB_SEARCH_PHY.
11
   +
+
12
13
   +
14
            gd->bd->bi_phy_id[0] = 0xff;
15
            return 0;
16
   }
17 diff --git a/drivers/net/macb.c b/drivers/net/macb.c
18 index 31a4fbe..c8beb82 100644
19 --- a/drivers/net/macb.c
\bar{24}
25
   +#ifdef CONFIG_MACB_SEARCH_PHY
26
27
    static int macb_phy_find(struct macb_device *macb)
    {
28
            int i;
29
   00 -347,6 +348,8 00 static int macb_phy_find(struct macb_device *macb)
\bar{30}
31
32
33
            return 0;
    3
   +#endif /* CONFIG_MACB_SEARCH_PHY */
34
35
36
    static int macb_phy_init(struct macb_device *macb)
{
37
   38
39
40
            int i;
\begin{array}{c} 41 \\ 42 \end{array}
            if (macb->phy_addr == 0xff) {
    /* Auto-detect phy_addr */
    if (!macb_phy_find(macb)) {

43
   2
\begin{array}{c} 44 \\ 45 \end{array}
   _
                              return 0;
\frac{1}{46}
   48
49
   +
+
50
                     return 0:
51
            }
52
   +#endif /* CONFIG_MACB_SEARCH_PHY */
53
54
            /* Check if the PHY is up to snuff..
```

```
61 {
62 usart3_writel(CR, USART3_BIT(RSTRX) | USART3_BIT(RSTTX));
63
64 - /* Make sure that all interrupts are disabled during startup. */
65 - usart3_writel(IDR, Oxffffffff);
66 -
67 serial_setbrg();
68 usart3_writel(CR, USART3_BIT(RXEN) | USART3_BIT(TXEN));
70 diff --git a/include/configs/atevk1100.h b/include/configs/atevk1100.h
71 index ad134f8..e6e4746 100644
72 --- a/include/configs/atevk1100.h
73 +++ b/include/configs/atevk1100.h
74 @@ -149,6 +149,10 @@
75 * MII mode. Set CONFIG_MACB_FORCE10M flag if clock is too slow for 100Mbit.
77 #define CONFIG_MACB_FORCE10M 1
78 +/*
79 + * On this board, the PHY can be found at different addresses (eiter 1 or 7).
81 +#define CONFIG_MACB_SEARCH_PHY 1
82
#define CONFIG_ATMEL_USART 1
84 #define CONFIG_ATMEL_SPI 1
```

# Appendix D

# Linux kernel patches

# D.0 Cover letter

From 6677f489f529d76a17c5ab6900f81dbcfbc8b5d1 Mon Sep 17 00:00:00 2001 Content-Type: text/plain; charset=UTF-8 Message-Id: <cover.1242388773.git.rangoy@mnops.(none)> From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <rangoy@mnops.(none)> Date: Fri, 15 May 2009  $13\!:\!59\!:\!33$  +0200 Subject: [PATCH 00/29] AVR32: Support for EVK1100 These patches are the changes we made to Linux to make it possible to run on the ATEVK1100 evaluation kit (with the UC3A0512ES microcontroller). We run Linux from 4 MB of SRAM added to the EVK1100. SDRAM hasn't been tested. What works: Booting linux - Serial console Networking Root filesystem on NFS - Loading FDPIC ELF files (only statically linked files). - LEDs - Booting busybox, running telnet server, +++ What is known not to work: Debuging applications (ptrace) - Shared libraries - SPI, USB - Has a tendency to crash when out of memory (which happens quite frequently with only 4 MB of RAM) Patches in this series are in a somewhat random order, but the overall pattern is: 1-19 Some changes making it easier to add AVR32A support. 20-26 AVR32A support

27-28 UC3A support EVK1100 support 29The line between the patches which add AVR32A support and the patches which prepare for AVR32A support is somewhat fuzzy. Note that these patches still needs a lot of work to be suited for inclusion in the Linux kernel. The changes we made to GCC and binutils will be posted later. This patch series is coauthored by: – Olav Morken <olavmrk@gmail.com> - Gunnar Rangoy <gunnar@rangoy.com> - Paul Driveklepp <pauldriveklepp@gmail.com> Gunnar Rangoy (29): macb: limit to 10 Mbit/s if the clock is too slow to handle 100 Mbit/s AVR32: Don't clear registers when starting a new thread. AVR32: split paging\_init into mmu init, free memory init and exceptions init. AVR32: use task\_pt\_regs in copy\_thread. AVR32: FDPIC ELF support. AVR32: Introduce AVR32 CACHE and AVR32 UNALIGNED Kconfig options AVR32: mm/tlb.c should only be enabled with CONFIG MMU. AVR32: mm/fault for !CONFIG MMU. AVR32: ioremap and iounmap for !CONFIG\_MMU. AVR32: MMU dummy functions for chips without MMU. AVR32: mm\_context\_t for !CONFIG\_MMU AVR32: Add cache-function stubs for chips without cache. AVR32: copy\_user for chips that cannot do unaligned memory access. AVR32: csum\_partial: Support chips that cannot do unaligned memory accesses. AVR32: avoid unaligned access in uaccess.h AVR32: memcpy implementation for chips that cannot do unaligned memory accesses. AVR32: Mark AVR32B specific assumptions with CONFIG SUBARCH AVR32B in strnlen AVR32: mm/dma-coherent.c - ifdef AVR32B specific code. AVR32: Disable ret if privileged macro for !CONFIG SUBARCH AVR32B. AVR32: AVR32A support in Kconfig AVR32: AVR32A address space support. AVR32: Change maximum task size for AVR32A AVR32: Fix uaccess \_\_\_\_range\_ok macro for AVR32A. AVR32: Support for AVR32A (entry-avr32a.c) AVR32: Change HIGHMEM\_START for AVR32A. AVR32: New pt\_regs layout for AVR32A. AVR32: UC3A0512ES Interrupt bug workaround AVR32: UC3A0xxx-support AVR32: Board support for ATEVK1100

arch/avr32/Kconfig

40 + -

	17.
arch/avr32/Makefile	17 +
arch/avr32/boards/atevk1100/Makefile	1 +
arch/avr32/boards/atevk1100/setup.c	121 ++
arch/avr32/configs/atevk1100_defconfig	778 + + + + + + + + + + + + + + + + + +
arch/avr32/include/asm/addrspace.h	12 + -
arch/avr32/include/asm/asm.h	28 +
$\operatorname{arch}/\operatorname{avr32}/\operatorname{include}/\operatorname{asm}/\operatorname{checksum.h}$	28 +
arch/avr32/include/asm/elf.h	10 +
arch/avr32/include/asm/io.h	29 +
arch/avr32/include/asm/irqflags.h	8 +
arch/avr32/include/asm/mmu.h	16 +
arch/avr32/include/asm/mmu_context.h	40 +
arch/avr32/include/asm/page.h	13 +
arch/avr32/include/asm/processor.h	5 +
arch/avr32/include/asm/ptrace.h	79 ++
arch/avr32/include/asm/uaccess.h	31 +
arch/avr32/kernel/Makefile	1 +
arch/avr32/kernel/cpu.c	1 +
arch/avr32/kernel/entry-avr32a.S	705 + + + + + + + + + + + + + + + + + + +
arch/avr32/kernel/process.c	2 +
arch/avr32/kernel/setup.c	22 +
arch/avr32/lib/Makefile	7 +
arch/avr32/lib/copy_user-nounaligned.S	124 ++
arch/avr32/lib/csum_partial.S	31 +
arch/avr32/lib/memcpy-nounaligned.S	86 ++
arch/avr32/lib/strnlen_user.S	4 +
arch/avr32/mch-at32uc3a/Kconfig	28 +
arch/avr32/mach-at32uc3a/Makefile	9 +
arch/avr32/mach-at32uc3a/at32uc3a0xxx.c	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
arch/avr32/mach-at32uc3a/clock.c	
arch/avr32/mach-at32uc3a/clock.h	30 + 111 + 1
arch/avr32/mach-at32uc3a/cpufreq.c	111 ++
arch/avr32/mach-at32uc3a/extint.c	279 ++++
arch/avr32/mach-at32uc3a/gpio.c	453 + + + + + + + + + + + + + + + + + + +
arch/avr32/mach-at32uc3a/gpio.h	77 +
arch/avr32/mach-at32uc3a/hmatrix.c	88 ++
arch/avr32/mach-at32uc3a/hsmc.c	281 ++++
arch/avr32/mach-at32uc3a/hsmc.h	127 ++
/mach-at32uc3a/include/mach/at32uc3a0xxx.h	78 ++
arch/avr32/mach-at32uc3a/include/mach/board.h	121 ++
arch/avr32/mach-at32uc3a/include/mach/chip.h	21 +
arch/avr32/mach-at32uc3a/include/mach/cpu.h	35 +
arch/avr32/mach-at32uc3a/include/mach/gpio.h	45 +
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{include}/\operatorname{mach}/\operatorname{hmatrix.h}$	55 +
arch/avr32/mach-at32uc3a/include/mach/init.h	18 +
arch/avr32/mach-at32uc3a/include/mach/io.h	38 +
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{include}/\operatorname{mach}/\operatorname{irq}.h$	14 +
arch/avr32/mach-at32uc3a/include/mach/pm.h	51 +
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{include}/\operatorname{mach}/\operatorname{portmux.h}$	29 +
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{include}/\operatorname{mach}/\operatorname{smc.h}$	113 ++
arch/avr32/mach-at32uc3a/include/mach/sram.h	30 +
arch/avr32/mach-at32uc3a/intc.c	217 +++
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{intc}$ .h	329 + + + + +

arch/avr32/mach-at32uc3a/pdca.c	48 +
arch/avr32/mach-at32uc3a/pm-at32uc3a0xxx	
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{pm.c}$	243 ++++
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{pm.h}$	112 ++
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mach}-\operatorname{at32uc3a}/\operatorname{sdramc.h}$	76 +
arch/avr32/mm/Makefile	3 +-
$\operatorname{arch}/\operatorname{avr32/mm}/\operatorname{cache-nocache.c}$	36 +
$\operatorname{arch}/\operatorname{avr32}/\operatorname{mm}/\operatorname{dma-coherent.c}$	2 +
$\operatorname{arch}/\operatorname{avr32/mm}/\operatorname{fault}$ -nommu.c	19 +
$\operatorname{arch}/\operatorname{avr32/mm}/\operatorname{init}$ .c	48 +
$\operatorname{arch}/\operatorname{avr32/mm/ioremap-nommu.c}$	31 +
drivers/net/macb.c	7 +
fs/Kconfig.binfmt	2 +
67 files changed, 7400 insertions $(+)$ , 40	deletions(-)
create mode 100644 arch/avr32/boards/atev	vk1100/Makefile
create mode 100644 arch/avr32/boards/atev	vk1100/setup.c
create mode 100644 arch/avr32/configs/ate	evk1100_defconfig
create mode 100644 arch/avr32/kernel/entr	ry–avr32a.S
create mode 100644 arch/avr32/lib/copy_us	ser-nounaligned.S
create mode 100644 arch/avr32/lib/memcpy-	-nounaligned . S
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	c3a/Makefile
create mode 100644 arch/avr32/mach-at32uc	c3a/at32uc3a0xxx.c
create mode 100644 arch/avr32/mach-at32uc	c3a/clock.c
create mode 100644 arch/avr32/mach-at32uc	,
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	,
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	,
create mode 100644 arch/avr32/mach-at32uc	,
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	, , , .
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	, , , _
create mode 100644 arch/avr32/mach-at32uc	, , , -
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	, , ,
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	, –
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mach-at32uc	
create mode 100644 arch/avr32/mm/cache-ne	

```
create mode 100644 arch/avr32/mm/fault-nommu.c
create mode 100644 arch/avr32/mm/ioremap-nommu.c
```

#### D.1 Network speed limiting

```
From 7e770576ff6338cdc7bf78c091229db93791aa54 Mon Sep 17 00:00:00 2001

Message-Id: <7e770576ff6338cdc7bf78c091229db93791aa54.1242388774.git.rangoy@mnops.(none)>

In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>

References: <cover.1242388773.git.rangoy@mnops.(none)>

From: =?utf-8?q?Gunnar=20Rang=C3=B8y? = <gunnar@rangoy.com>

Date: Mon, 27 Apr 2009 13:03:30 +0200

Subject: [PATCH 01/29] macb: limit to 10 Mbit/s if the clock is too slow to handle 100 Mbit/s
  \overline{3}
  4
  5
  6
     The macb requires a 50 MHz clock to handle 100 Mbit/s in RMII mode, and a 25 MHz clock to handle 100 Mbit/s in MII mode. This patch checks the clock speed, and limits the PHY to 10 Mbit/s if the clock is too slow.
  9
 10
 11
12
       drivers/net/macb.c | 7 ++++++
1 files changed, 7 insertions(+), 0 deletions(-)
13
14
15
      diff --git a/drivers/net/macb.c b/drivers/net/macb.c
16
      index 01f7a31..9900dea 100644
--- a/drivers/net/macb.c
17
18
19
      +++ b/drivers/net/macb.c
      @@ -192,6 +192,7 @@ static int macb_mii_probe(struct net_device *dev)
    struct phy_device *phydev = NULL;
    struct eth_platform_data *pdata;
20
\overline{21}
22
23
24
                        int phy_addr;
unsigned long pclk_hz;
      +
\bar{25}
      /* find the first phy */
for (phy_addr = 0; phy_addr < PHY_MAX_ADDR; phy_addr++) {
    @@ -226,6 +227,12 @@ static int macb_mii_probe(struct net_device *dev)
    /* mask with MAC supported features */
    phydev->supported &= PHY_BASIC_FEATURES;
26
\overline{27}
\frac{1}{28} 29
\overline{30}
{ 31 \atop 32 \atop 33 \atop 34 \atop 35 \atop 36 }
                        /* disable 100 Mbit if clock is too slow */
      ++
                        +
+
+
37
      +
38
                        phydev->advertising = phydev->supported;
39
40
                        bp \rightarrow link = 0;
41
     1.6.2.2
42
```

#### D.2 Avoid register reset

```
From e38e8cf17d680df5b8c88be6fb5bdfdb90fd205c Mon Sep 17 00:00:00 2001
    Message - Id: <e38e8cf17d680df5b8c88be6fb5bdfdb90fd205c.1242388774.git.rangoy@mnops.(none)>
    In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
 3
    In-Reply-10: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Fri, 24 Apr 2009 15:02:21 +0200
Subject: [PATCH 02/29] AVR32: Don't clear registers when starting a new thread.
 \frac{4}{5}
 6
 \ddot{7}8
    Not certain about this patch, but we can't clear the registers here, since the FDPIC ELF loader stores a pointer to the process' load map in a register before this function is called.
10
11
12
     arch/avr32/include/asm/processor.h | 1 -
1 files changed, 0 insertions(+), 1 deletions(-)
13
14
15
    diff --git a/arch/avr32/include/asm/processor.h b/arch/avr32/include/asm/processor.h index 49a88f5..3fb964d 100644
16
17
18
          a/arch/avr32/include/asm/processor.h
    +++ b/arch/avr32/include/asm/processor.h
00 -132,7 +132,6 00 struct thread_struct {
19
20
21
     #define start_thread(regs, new_pc, new_sp)
22
                 do {
                                                                                     /
\overline{23}
                              set fs(USER DS):
```

```
24 - memset(regs, 0, sizeof(*regs)); 

25 regs->sr = MODE_USER; 

26 regs->pc = new_pc & ~1; 

27 regs->sp = new_sp; 

28 -- 

29 1.6.2.2
```

# D.3 Split paging function

```
1 From a55ab1e0c9cd149ae4e55f05ffc368aa1807a80f Mon Sep 17 00:00:00 2001
2 Message-Id: <a55ab1e0c9cd149ae4e55f05ffc368aa1807a80f.1242388774.git.rangoy@mnops.(none)>
3 In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
4 References: <cover.1242388773.git.rangoy@mnops.(none)>
5 From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
6 Date: Mon, 27 Apr 2009 12:55:23 +0200
7 Subject: [PATCH 03/29] AVR32: split paging_init into mmu init, free memory init and exceptions init.
\overset{9}{9} This change is necessary to allow AVR32A to initialize free memory 10 and exceptions without having an MMU.
11
       arch/avr32/kernel/setup.c |
arch/avr32/mm/init.c |
                                                                12
13
                                                                                                                  2 files changed, 45 insertions(+), 25 deletions(-)
14
15
     diff --git a/arch/avr32/kernel/setup.c b/arch/avr32/kernel/setup.c index 5c70839..f7e734a 100644
16
17
     --- a/arch/avr32/kernel/setup.c
+++ b/arch/avr32/kernel/setup.c
18
19
20 00 -536,6 +536,26 00 static void __init setup_bootmem(void)
\begin{array}{c} 21 \\ 22 \end{array}
      }
\bar{23}
     +/*
+ * exceptions_init() initializes exception handling.
+ *
+ * This function sets the exception handler vector and enables
+ * exceptions.
\frac{24}{25}
\frac{26}{27}
\frac{1}{28}
28 + * exceptions.
29 + */
30 +void __init exceptions_init(void)
31 +{
32 + extern unsigned long _evba
33 +
34 + printk("Exception vectors
55 + extern vectors
                    extern unsigned long _evba;
33 \\ 34 \\ 35 \\ 36 \\ 37
                    printk("Exception vectors start at %p\n", &_evba);
sysreg_write(EVBA, (unsigned long)&_evba);
     ++++
                     /*
38
39
40
                      * Since we are ready to handle exceptions now, we should let
     +
+
+
                      * the CPU generate them...
                     */
     .
+
+}
+}
41
                     __asm____volatile__ ("csrf %0" : : "i"(SR_EM_BIT));
\frac{41}{42}
44
      void __init setup_arch (char **cmdline_p)
45
      {
46
     struct clk *cpu_clk;
@@ -589,6 +609,8 @@ void __init s
conswitchp = &dummy_con;
47
                                                     __init setup_arch (char **cmdline_p)
\begin{array}{c} 48 \\ 49 \end{array}
       #endif
50
\begin{array}{c} 51 \\ 52 \end{array}
     +++
                    exceptions_init();
53
                    paging_init();
54 \\ 55
                    resource_init();
       }
     diff --git a/arch/avr32/mm/init.c b/arch/avr32/mm/init.c
index fa92ff6..646f935 100644
--- a/arch/avr32/mm/init.c
\frac{56}{57}
58
     +++ b/arch/avr32/mm/init.c
@@ -33,36 +33,21 @@ pgd_t swapper_pg_dir[PTRS_PER_PGD] __page_aligned;
struct page *empty_zero_page;
59
60
      struct page *empty_zero_page;
EXPORT_SYMBOL(empty_zero_page);
61
62
63
64
     +#ifdef CONFIG_MMU
      /* 
* Cache of MMU context last used.
65
66
67
68
       unsigned long mmu_context_cache = NO_CONTEXT;
69
70 -/*
```

```
71 - * paging_init() sets up the page tables
      +/**
+ * Initialize the MMU.
 \begin{array}{c} 72 \\ 73 \\ 74 \\ 75 \\ 76 \\ 77 \\ 78 \\ 79 \end{array}
      * * Initialize the MMO.
*
- * This routine also unmaps the page at virtual kernel address 0, so
- * that we can trap those pesky NULL-reference errors in the kernel.
+ * This function also reserves the zero-page, so that we can trap
+ * NULL-references
*/
     -void __init paging_init(void)
+static void mmu_init(void)
{
 80
 81
 82
                      extern unsigned long _evba;
void *zero_page;
 \frac{83}{84}
 85
       -
                      int nid;
      _
 86
 87
       _
                      /*
                      * Make sure we can handle exceptions before enabling
* paging. Not that we should ever _get_ any exceptions this
* early, but you never know...
 88
       -
 89
90
      -
       _
 91
       -
                      r'intk("Exception vectors start at %p\n", &_evba);
sysreg_write(EVBA, (unsigned long)&_evba);
 92
93
      _
       _
 94
       -
 95
96
      _
       _
                       * Since we are ready to handle exceptions now, we should let
* the CPU generate them...
 97
       -
                       */
 98
99
      _
                      __asm____volatile__ ("csrf %0" : : "i"(SR_EM_BIT));
100
101
                      /*
      /*
 * Allocate the zero page. The allocator will panic if it
@@ -75,6 +60,23 @@ void __init paging_init(void)
 enable_mmu();
 printk ("CPU: Paging enabled\n");
102
103
104
105
106
                     memset(zero_page, 0, PAGE_SIZE);
empty_zero_page = virt_to_page(zero_page);
flush_dcache_page(empty_zero_page);

    107 \\
    108

      +
      +
+
100 + tlush_dcache_pag

110 + 1

111 +#endif /* CONFIG_MMU */

112 + 112
109
113 +/**
113 +/**
114 + * Initializes the MMU, and configures available memory.
115 + */
116 +void __init paging_init(void)
117 +{
118 +
                      int nid;
119 +
120 +#ifdef CONFIG_MMU
121 + mmu_init();
122 +#endif /* CONFIG_MMU */
123
                     for_each_online_node(nid) {
    pg_data_t *pgdat = NODE_DATA(nid);
    unsigned long zones_size[MAX_NR_ZONES];
124
125
126
      00 -96,10 +98,6 00 void __init paging_init(void)
127
128
                      }
129
130
                      mem_map = NODE_DATA(0)->node_mem_map;
      -
131
      -
                     memset(zero_page, 0, PAGE_SIZE);
empty_zero_page = virt_to_page(zero_page);
flush_dcache_page(empty_zero_page);
132
133
      -
      _
134
135
       }
136
137
       void __init mem_init(void)
138
139 1.6.2.2
```

**D.4** Use task\_pt\_regs macro

```
1 From 12a2a1a6382f327843b4d637d12266366dd858ff Mon Sep 17 00:00:00 2001
2 Message-Id: <12a2a1a6382f327843b4d637d12266366dd858ff .1242388774.git.rangoy@mnops.(none)>
3 In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
4 References: <cover.1242388773.git.rangoy@mnops.(none)>
5 From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
6 Date: Fri, 24 Apr 2009 15:13:37 +0200
7 Subject: [PATCH 04/29] AVR32: use task_pt_regs in copy_thread.
```

```
\left. 8 \right| 9 \right| We already have the task_pt_regs macro, so we might as well use it.
10
     arch/avr32/kernel/process.c |
11
                                                        2 +-
     1 files changed, 1 insertions(+), 1 deletions(-)
12
13
13
14 diff --git a/arch/avr32/kernel/process.c b/arch/avr32/kernel/process.c
15 index 134d530..fd37fcf 100644
16 --- a/arch/avr32/kernel/process.c
17 +++ b/arch/avr32/kernel/process.c
17 +++ b/arch/avr32/kernel/process.c
    @@ -337,7 +337,7 @@ int copy_thread(int nr, unsigned long clone_flags, unsigned long usp,
18
19
     ſ
\frac{20}{21}
                struct pt_regs *childregs;
                childregs = ((struct pt_regs *)(THREAD_SIZE + (unsigned long)task_stack_page(p))) - 1;
childregs = task_pt_regs(p);
*childregs = *regs;
\frac{1}{22}
23
    +
24
25
26
                if (user_mode(regs))
27
28
    1.6.2.2
```

### D.5 FDPIC ELF support

```
From 81a39fa959dffb95fec1634018f4137840e4c2a2 Mon Sep 17 00:00:00 2001
Message-Id: <81a39fa959dffb95fec1634018f4137840e4c2a2.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Fri, 24 Apr 2009 15:19:09 +0200
Subject: [PATCH 05/29] AVR32: FDPIC ELF support.
 1
 3
 4
 6
 7
 9 This patch introduces code necessary to load FDPIC files on AVR32.
10
     arch/avr32/include/asm/elf.h |
                                                           10 ++++++++
11
12
     fs/Kconfig.binfmt
     2 files changed, 11 insertions(+), 1 deletions(-)
13
14
15
    diff --git a/arch/avr32/include/asm/elf.h b/arch/avr32/include/asm/elf.h
    index d5d1d41..93ead6f 100644
--- a/arch/avr32/include/asm/elf.h
16
    +++ b/arch/avr32/include/asm/elf.h
@@ -61,10 +61,15 @@ typedef elf_greg_t elf_gregset_t[ELF_NGREG];
18
19
20
21
     typedef struct user_fpu_struct elf_fpregset_t;
22
    +/* CPU specific flag for FDPIC. */
+#define EF_AVR32_FDPIC 0x0
23
24
                                                        0 \times 04
25
    +
\frac{1}{26}
27
     /*
      * This is used to ensure we don't load something for the wrong architecture.
\overline{28}
       */
    #define elf_check_arch(x) ( (x)->e_machine == EM_AVR32 )
+#define elf_check_fdpic(x) ( (x)->e_flags & EF_AVR32_FDPIC )
+#define elf_check_const_displacement(x) 0
29
30
\tilde{31}
32
33
     /*
    * These are used to set parameters in the core dumps.
@@ -77,6 +82,11 @@ typedef struct user_fpu_struct elf_fpregset_t;
#endif
34
35
36
37
     #define ELF_ARCH
                                           EM AVR32
38
    +#define ELF_FDPIC_PLAT_INIT(_regs, _exec_map_addr, _interp_map_addr, _dynamic_addr)
39
40
    +do {
    + _re
+} while(0)
\frac{41}{42}
                   regs->r0
                                           = _exec_map_addr;
43
    #define USE_ELF_CORE_DUMP
#define ELF_EXEC_PAGESIZE
44
45
                                                        4096
46
47
    diff --git a/fs/Kconfig.binfmt b/fs/Kconfig.binfmt
    index ce9fb3f..9dabb33 100644
--- a/fs/Kconfig.binfmt
48
49
    +++ b/fs/Kconfig.binfmt
@@ -30,7 +30,7 @@ config COMPAT_BINFMT_ELF
config BINFMT_ELF_FDPIC
50
51
52
\overline{53}
                 bool "Kernel support for FDPIC ELF binaries"
                 default y
54
55 -
                 depends on (FRV || BLACKFIN || (SUPERH32 && !MMU))
```

```
      56
      +
      depends on (FRV || BLACKFIN || (SUPERH32 & MMU) || (AVR32 & MMU))

      57
      help

      58
      ELF FDPIC binaries are based on ELF, but allow the individual load

      59
      segments of a binary to be located in memory independently of each

      60
      --

      61
      1.6.2.2
```

#### D.6 Introduce cache and aligned flags

```
1 From f761e27a785a2dcd94ebee6b6f1f60f09ba6d703 Mon Sep 17 00:00:00 2001
2 Message Id: <f761e27a785a2dcd94ebee6b6f1f60f09ba6d703.1242388774.git.rangoy@mnops.(none)>
3 In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
4 References: <cover.1242388773.git.rangoy@mnops.(none)>
5 From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
6 Date: Mon, 27 Apr 2009 13:25:41 +0200
7 Subject: [PATCH 06/29] AVR32: Introduce AVR32_CACHE and AVR32_UNALIGNED Kconfig options
<sup>o</sup>
Reorganizes Kconfig a bit, and adds AVR32_CACHE (for CPUs with cache),
10 and AVR32_UNALIGNED (for CPUs that can do unaligned accesses). Also adds
11 three Makefile-variables: $(MMUEXT), $(CACHEEXT) and $(ALIGNEXT). These
12 are set to '-nommu' for !MMU, '-nocache' for !AVR32_CACHE and
13 '-nounaligned' for !AVR32_UNALIGNED.
14
       arch/avr32/Kconfig |
arch/avr32/Makefile |
                                                         15
16
       2 files changed, 28 insertions(+), 3 deletions(-)
17
18
     diff --git a/arch/avr32/Kconfig b/arch/avr32/Kconfig
index 26eca87..9e984b0 100644
19
20
     --- a/arch/avr32/Kconfig
+++ b/arch/avr32/Kconfig
@@ -78,20 +78,31 @@ menu "System Type and features"
\frac{21}{22}
\overline{23}
\frac{24}{25}
       source "kernel/time/Kconfig"
\frac{26}{27}
      -config SUBARCH_AVR32B
\frac{1}{28}
                      bool
29
      config MMU
30
                      bool
31
32
     +config SUBARCH_AVR32B
\frac{33}{34}
     +
+
                      bool
                      select MMU
\overline{35}
     +
\frac{36}{37}
       config PERFORMANCE_COUNTERS
                      bool
38
\frac{39}{40}
     +config AVR32_CACHE
+ bool
     +
+
+config AVR32_UNALIGNED
+ bool
41
42
\overline{43}
44 +
45 +
      config PLATFORM_AT32AP
46
47
                      bool
                      select SUBARCH_AVR32B
48
49
                      select MMU
50
                      select PERFORMANCE_COUNTERS
                      select ARCH_REQUIRE_GPIOLIB
select GENERIC_ALLOCATOR
select AVR32_CACHE
select AVR32_UNALIGNED
51 \\ 52
53
54
55
     +++
56
57
58
       #
     # CPU types
diff --git a/arch/avr32/Makefile b/arch/avr32/Makefile
59 index b088e10..4864cb1 100644
60 --- a/arch/avr32/Makefile
      +++ b/arch/avr32/Makefile
61
62
     @@ -9,6 +9,20 @@
.PHONY: all
63
64
       all: uImage vmlinux.elf
65
     +ifeq ($(CONFIG_MMU),)
+MMUEXT=-nommu
66
67
68
     +endif
69
70 +ifeq ($(CONFIG_AVR32_CACHE),)
```

```
71 +CACHEEXT=-nocache
72 +endif
73 +
74 +ifeq ($(CONFIG_AVR32_UNALIGNED),)
75 +ALIGNEXT=-nounaligned
76 +endif
77 +
78 +export MMUEXT CACHEEXT ALIGNEXT
79 +
80 KBUILD_DEFCONFIG := atstk1002_defconfig
81
82 KBUILD_CFLAGS += -pipe -fno-builtin -mno-pic
83 --
84 1.6.2.2
```

# D.7 Disable mm-tlb.c

```
From 53cafff9ec5f54beb17130137ad46bd3d70dc781 Mon Sep 17 00:00:00 2001
Message-Id: <53cafff9ec5f54beb17130137ad46bd3d70dc781.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
  1
  \overline{2}
  3
     References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf=8?q?Gunar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Mon, 27 Apr 2009 12:58:23 +0200
Subject: [PATCH 07/29] AVR32: mm/tlb.c should only be enabled with CONFIG_MMU.
  4
  5
  \mathbf{6}
  7
  9
      arch/avr32/mm/Makefile | 3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
10
11
12
13 diff --git a/arch/avr32/mm/Makefile b/arch/avr32/mm/Makefile
14 index 0066491..7d61b2c 100644
      --- a/arch/avr32/mm/Makefile
+++ b/arch/avr32/mm/Makefile
 15
16
      @@ -3,4 +3,5 @@
17
18
      #
19
20
                                                                            += init.o clear_page.o copy_page.o dma-coherent.o
+= ioremap.o cache.o fault.o tlb.o
+= ioremap.o cache.o fault.o
      obj-y
     -obj-y
+obj-y
\frac{1}{21}
\overline{23}
      +obj-$(CONFIG_MMU)
                                                                             += tlb.o
\begin{vmatrix} 24 \\ 25 \end{vmatrix} = - \\ 1.6.2.2 \end{vmatrix}
```

# D.8 fault.c for !CONFIG\_MMU

```
1 From c3d37edc9dea393d59ca2186e41e8ec136cea69d Mon Sep 17 00:00:00 2001
2 Message-Id: <c3d37edc9dea393d59ca2186e41e8ec136cea69d.1242388774.git.rangoy@mnops.(none)>
3 In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
4 References: <cover.1242388773.git.rangoy@mnops.(none)>
5 From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
6 Date: Mon, 27 Apr 2009 13:01:42 +0200
7 Subject: [PATCH 08/29] AVR32: mm/fault for !CONFIG_MMU.
8
  \frac{7}{8}
  9
       This patch adds do_page_fault and do_bus_error for chips without MMU.
10
        arch/avr32/mm/Makefile
                                                                                1
                                                                                             2 +-
11
         arch/avr32/mm/fault-nommu.c | 19 +++++++++++++
2 files changed, 20 insertions(+), 1 deletions(-)
create mode 100644 arch/avr32/mm/fault-nommu.c
 12
13
14

  \begin{array}{c|c}
    15 \\
    16
  \end{array}

      diff --git a/arch/avr32/mm/Makefile b/arch/avr32/mm/Makefile
index 7d61b2c..7db5a6 100644
--- a/arch/avr32/mm/Makefile
+++ b/arch/avr32/mm/Makefile
@@ -3,5 +3,5 @@
17
18
19
20
\frac{21}{22}
        #
\overline{23}
                                                                                        += init.o clear_page.o copy_page.o dma-coherent.o
+= ioremap.o cache.o fault.o
+= ioremap.o cache.o fault$(MMUEXT).o
        obj-y
       -obj-y
\frac{24}{25}
      +obj-y
obj-$(CONFIG_MMU)
\bar{26}
                                                                                         += tlb.o
27 diff --git a/arch/avr32/mm/fault-nommu.c b/arch/avr32/mm/fault-nommu.c
28 new file mode 100644
29 index 0000000..a3ebd4f
```

```
30|--- /dev/null
30 --- /dev/null
31 +++ b/arch/avr32/mm/fault-nommu.c
2 @@ -0,0 +1,19 @@
33 +#include <linux/mm.h>
34 +#include <linux/kdebug.h>
35
36
    +#include <asm/sysreg.h>
37
38
    +asmlinkage void do_page_fault(unsigned long ecr, struct pt_regs *regs)
/* As we don't enable the MPU, a page fault should never occur. */
panic("Impossible page fault");
\frac{42}{43}
    +}
+
    +asmlinkage void do_bus_error(unsigned long addr, int write_access,
+ struct pt_regs *regs)
44
    +
+ {
+
45
46
47
                 printk(KERN_ALERT
                 "Bus error at physical address 0x%08lx (%s access)\n",
addr, write_access ? "write" : "read");
die("Bus Error", regs, SIGKILL);
48
    +
+
49
50
    +
51 +}
52 --
    1.6.2.2
53
```

#### D.9 ioremap and iounmap for !CONFIG\_MMU

```
From 3b734d9d1e08ebc1776de70dd47e7e6fc480f29b Mon Sep 17 00:00:00 2001

Message-Id: <3b734d9d1e08ebc1776de70dd47e7e6fc480f29b.1242388774.git.rangoy@mnops.(none)>

In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>

References: <cover.1242388773.git.rangoy@mnops.(none)>

From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>

Date: Mon, 27 Apr 2009 13:02:18 +0200

Subject: [PATCH 09/29] AVR32: ioremap and iounmap for !CONFIG_MMU.
 1
 3
 4
 6
 \frac{7}{8}
 9
10
      arch/avr32/mm/Makefile
                                                                             2 +-
       arch/avr32/mm/ioremap-nommu.c |
                                                                        11
      2 files changed, 32 insertions(+), 1 deletions(-)
create mode 100644 arch/avr32/mm/ioremap-nommu.c
12
13
14
15
     diff --git a/arch/avr32/mm/Makefile b/arch/avr32/mm/Makefile
     index 7dbd5a6..be29aee 100644
--- a/arch/avr32/mm/Makefile
16
17
     +++ b/arch/avr32/mm/Makefile
18
19 00 -3,5 +3,5 00
20
      #
21
22
                                                                     += init.o clear_page.o copy_page.o dma-coherent.o
+= ioremap.o cache.o fault$(MMUEXT).o
+= ioremap$(MMUEXT).o cache.o fault$(MMUEXT).o
      obj-y
\frac{23}{24}
     -obj
     +obj-
     diff --git a/arch/avr32/mm/ioremap-nommu.c b/arch/avr32/mm/ioremap-nommu.c
new file mode 100644
index 0000000.52e6fe2
--- /dev/null
       obj-$(CONFIG_MMU)
\overline{25}
                                                                     += tlb.o
26
27
\overline{28}
\frac{1}{29}
30
     +++ b/arch/avr32/mm/ioremap-nommu.c
@@ -0,0 +1,31 @@
31
     +/*
+ * Copyright (C) 2004-2006 Atmel Corporation
+ *
32
33
34
     + * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+#include <linux/vmalloc.h>

35
36
37
\frac{38}{39}
     +#include <linux/maile.h>
+#include <linux/module.h>
+#include <linux/io.h>
40
41
42
43
44 +#include <asm/pgtable.h>
45 +#include <asm/addrspace.h>
46 +
47 + /*

48 + * Re-map an arbitrary physical address space into the kernel virtual

49 + * address space. Needed when the kernel wants to access physical
50
     + * memory directly.
     + */
51
52 +void __iomem *__ioremap(unsigned long phys_addr, size_t size,
```

```
53 + unsigned long flags)
54 +{
55 + return (void __iomem *)(phys_addr);
56 +}
57 +EXPORT_SYMBOL(__ioremap);
58 +
59 +void __iounmap(void __iomem *addr)
60 +{
61 +}
62 +EXPORT_SYMBOL(__iounmap);
63 --
64 1.6.2.2
```

# D.10 MMU dummy functions

```
1 From c7e41c4af45d365ad83ec58f67c64226244531cc Mon Sep 17 00:00:00 2001
2 Message-Id: <c7e41c4af45d365ad83ec58f67c64226244531cc.1242388774.git.rangoy@mnops.(none)>
 3
     In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
 3 In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
4 References: <cover.1242388773.git.rangoy@mnops.(none)>
5 From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
6 Date: Fri, 24 Apr 2009 14:37:03 +0200
7 Subject: [PATCH 10/29] AVR32: MMU dummy functions for chips without MMU.
 \frac{7}{8}
 9
     arch/avr32/include/asm/mmu_context.h | 40 +++++
1 files changed, 40 insertions(+), 0 deletions(-)
                                                                              10
11
12
     diff --git a/arch/avr32/include/asm/mmu_context.h b/arch/avr32/include/asm/mmu_context.h
index 27ff234..edf97bf 100644
13
14
    "--- a/arch/avr32/include/asm/mmu_context.h
+++ b/arch/avr32/include/asm/mmu_context.h
@@ -12,6 +12,8 @@
#ifndef __ASM_AVR32_MMU_CONTEXT_H
#define __ASM_AVR32_MMU_CONTEXT_H
15
16
17
18
19

    \begin{array}{c}
      20 \\
      21
    \end{array}

     +#ifdef CONFIG_MMU
\overline{22}
\overline{23}
     #include <asm/tlbflush.h>
\frac{23}{24}
25
     #include <asm/sysreg.h>
#include <asm-generic/mm_hooks.h>
@0 -145,4 +147,42 00 static inline void disable_mmu(void)
26
27
                   sysreg_write(MMUCR, SYSREG_BIT(MMUCR_S));
\frac{1}{28}
     }
29
     +#else /* CONFIG_MMU */
+
30
31
31 +
32 +static inline void enter_lazy_tlb(struct mm_struct *mm, struct task_struct *tsk)
33 +{
34 +}
35 +
35 +
35
36
     +static inline void switch_mm(struct mm_struct *prev,
+ struct mm_struct *ne
37
                                                               struct mm_struct *next,
struct task_struct *tsk)
    +
+ {
+ {
38
39
40
                   /* Nothing to do when we don't have an MMU. */
    .
+}
+
+/*
41
\begin{array}{c} 42 \\ 43 \end{array}
    + * Initializ
+ * instance.
+ */
44
       * Initialize the context related info for a new mm_struct
45
46
40 + */
41 +static inline int init_new_context(struct task_struct *tsk,
48 + struct mm_struct *mm)
49 +{
50 + return 0;
51 +}
52 + //

53 + /*

54 + * Destroy context related info for an mm_struct that is about

55 + * to be put to rest.
           to be put to rest.
    + * to be put to rest.
+ */
+ static inline void destroy_context(struct mm_struct *mm)
+{
+ /* Do nothing */
+}
+
56
57 \\ 58
59
60
61
62
     +#define deactivate_mm(tsk,mm) do { } while(0)
63
64 +#define activate_mm(prev, next) switch_mm((prev), (next), NULL)
```

65 + 66 +#endif /\* CONFIG\_MMU \*/ 67 + 68 #endif /\* \_\_ASM\_AVR32\_MMU\_CONTEXT\_H \*/ 69 --70 1.6.2.2

### D.11 mm\_context\_t for !CONFIG\_MMU

```
From 939407126d16c2476ac32d114e4ccd5fee26dec6 Mon Sep 17 00:00:00 2001
Message-Id: <939407126d16c2476ac32d114e4ccd5fee26dec6.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.cm>
Date: Fri, 24 Apr 2009 15:19:51 +0200
Subject: [PATCH 11/29] AVR32: mm_context_t for !CONFIG_MMU
 1
 3
 4
 6
 7
\overset{9}{9} This patch adds a struct for the mm_context_t for architectures without 10 an MMU. This needs to be a struct because it needs to contain some
     specific "variables"
11
12
      arch/avr32/include/asm/mmu.h | 16 ++++++++++
1 files changed, 16 insertions(+), 0 deletions(-)
                                                                      13
14
15
16
     diff --git a/arch/avr32/include/asm/mmu.h b/arch/avr32/include/asm/mmu.h
     index 60c2d26..f02a409 100644
--- a/arch/avr32/include/asm/mmu.h
+++ b/arch/avr32/include/asm/mmu.h
17
18
19
     00 -1,10 +1,26 00
#ifndef __ASM_AVR32_MMU_H
#define __ASM_AVR32_MMU_H
\frac{20}{21}
\overline{22}
\frac{23}{24}
     +#ifdef CONFIG MMU
\overline{25}
26
27
28
       /* Default "unsigned long" context */
       typedef unsigned long mm_context_t;
\frac{1}{29}
30
       #define MMU_ITLB_ENTRIES
#define MMU_DTLB_ENTRIES
                                                                   64
                                                                   64
31
32
     +#else /* CONFIG_MMU */
33
34
     +typedef struct {
35
     +
+
                    struct vm_list_struct
                                                                  *vmlist;
36
                    unsigned long
                                                                   end_brk;
37
     +#ifdef CONFIG_BINFMT_ELF_FDPIC
+ unsigned long exec_fd
+ unsigned long interp_
38
                                                   exec_fdpic_loadmap;
interp_fdpic_loadmap;
39
40
     +#endif
+} mm_context_t;
+
41
42
43
     +#endif /* CONFIG_MMU */
44
45
46
      #endif /* __ASM_AVR32_MMU_H */
47
48 1.6.2.2
```

#### D.12 Add cache function stubs

```
1 From 7f8c979a06b515f65499763692cfc6444ca6c8d2 Mon Sep 17 00:00:00 2001
2 Message-Id: <7f8c979a06b515f65499763692cfc6444ca6c8d2.1242388774.git.rangoy@mnops.(none)>
 3
    In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
    In-Keply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Mon, 27 Apr 2009 12:59:23 +0200
Subject: [PATCH 12/29] AVR32: Add cache-function stubs for chips without cache.
 4
 5
 6
 7
 8
 9
10
     arch/avr32/mm/Makefile
                                                                   2 +-
      arch/avr32/mm/cache-nocache.c | 36 +++++++++
2 files changed, 37 insertions(+), 1 deletions(-)
                                                                11
12
13
      create mode 100644 arch/avr32/mm/cache-nocache.c
14
```

```
15 | \texttt{diff --git a/arch/avr32/mm/Makefile b/arch/avr32/mm/Makefile}
16 index be29aee..52c751c 100644
17 --- a/arch/avr32/mm/Makefile
    +++ b/arch/avr32/mm/Makefile
00 -3,5 +3,5 00
18
19
19
20
21
22
     #
    obj-y
-<mark>obj-y</mark>
                                                    += init.o clear_page.o copy_page.o dma-coherent.o
23
24
25
    -obj
                                                    +=
                                                        ioremap$
                                                                                 .o cache
                                                    += ioremap$(MMUEXT).o cache$(CACHEEXT).o fault$(MMUEXT).o
    +obj-
    obj-$(CONFIG_MMU)
diff --git a/arch/
                                                    += tlb.o
26
27
28
    diff -_git a/arch/avr32/mm/cache-nocache.c b/arch/avr32/mm/cache-nocache.c new file mode 100644 index 0000000..ec6198d
\frac{20}{29}{30}
         /dev/null
    +++ b/arch/avr32/mm/cache-nocache.c
    @@ -0,0 +1,36 @@
+#include <asm/cacheflush.h>
31
32
\frac{33}{34}
    +
33 +
34 +void invalidate_dcache_region(void *start, size_t size)
35 +{
36 +}
37 +
38
    +void clean_dcache_region(void *start, size_t size)
    + {
+ }
+
39
40
41
   +void flush_dcache_region(void *start, size_t size)
+{
+}
+
\substack{42\\43}
44
\begin{array}{c} 45 \\ 46 \end{array}
45 +
46 +void invalidate_icache_region(void *start, size_t size)
47 +{
48 +}
49 +
\overline{50}
    +void flush_icache_range(unsigned long start, unsigned long end)
    + {
+ }
+
\frac{51}{52}
53 \\ 54 \\ 55
    +void flush_icache_page(struct vm_area_struct *vma, struct page *page)
+{
+}
+
55
56
57
58
59
   +
+
asmlinkage int sys_cacheflush(int operation, void __user *addr, size_t len)
+{
    return 0;
+}
60
61
62
    +
   +void copy_to_user_page(struct vm_area_struct *vma, struct page *page,
+ unsigned long vaddr, void *dst, const void *src,
+ unsigned long len)
+{
+}
63
64
65
66
67
68
69
    1.6.2.2
```

# D.13 copy\_user.S for !CONFIG\_NOUNALIGNED

```
From 3222aad2fd0652f62e5d7fdfe61a7740e38a7b51 Mon Sep 17 00:00:00 2001

Message-Id: <3222aad2fd0652f62e5d7fdfe61a7740e38a7b51.1242388774.git.rangoy@mnops.(none)>

In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>

References: <cover.1242383773.git.rangoy@mnops.(none)>

From: =?utf=8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>

Date: Thu, 30 Apr 2009 14:51:12 +0200

Subject: [PATCH 13/29] AVR32: copy_user for chips that cannot do unaligned memory access.
 \mathbf{2}
 \overline{3}
 4
 5
 6
 \frac{7}{8}
 9
     10
11
12
      create mode 100644 arch/avr32/lib/copy_user-nounaligned.S
13
14
15
    diff -
                 git a/arch/avr32/lib/Makefile b/arch/avr32/lib/Makefile
    index 084d95b..be35b6a 100644
16
17
          a/arch/avr32/lib/Makefile
    +++ b/arch/avr32/lib/Makefile
18
19 @@ -2,10 +2,12 @@
     # Makefile for AVR32-specific library files
20
\overline{21}
      #
```

```
\frac{22}{23}
      -lib-y
                 := copy_user.o clear_user.o
:= clear_user.o
 24
     +lib-y
 \frac{24}{25}
26
      lib-y
                 += strncpy_from_user.o strnlen_user.o
                 += delay.o memset.o memcpy.o findbit.o
+= csum_partial.o csum_partial_copy_generic.o
+= io-readsw.o io-readsl.o io-writesw.o io-writesl.o
       lib-v
 27
       lib-y
 \frac{21}{28}
29
      lib-y
                 += io-readsb.o io-writesb.o
+= __avr32_lsl64.o __avr32_lsr64.o __avr32_asr64.o
+= copy_user$(ALIGNEXT).o
      lib-y
lib-y
 \overline{30}
     +lib-y
 31
 32
 33
     diff --git a/arch/avr32/lib/copy_user-nounaligned.S b/arch/avr32/lib/copy_user-nounaligned.S
 34 new file mode 100644
35 index 0000000..1bf9d8d
 36
           /dev/null
 \frac{37}{38}
     +++ b/arch/avr32/lib/copy_user-nounaligned.S
     @@ -0,0 +1,124 @@
 38 dd -0,0 +1,124 dd
39 +/*
40 + * Copy to/from userspace with optional address space checking.
41 + *
42 + * Copyright 2004-2006 Atmel Corporation
40 + *
     + * copyright 2004-2000 Atmen corporation
+ *
+ *
This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
 43
 44
 45
 46
 47
     +#include <asm/page.h>
 48
 49 +#include <asm/thread_info.h>
50 +#include <asm/asm.h>
     +
 51
 52 \\ 53
     +
                  /*
     +
                      __kernel_size_t
                   *
                      __copy_user(void *to, const void *from, __kernel_size_t n)
 54
                   *
     55
56
                   *

    Returns the number of bytes not copied. Might be off by
    * max 3 bytes if we get a fault in the main loop.

 57
58
59
                  *
                  * The address-space checking functions simply fall through to 
* the non-checking version.
 60
 \frac{61}{62}
                   */
                  .text
 6\overline{3}
     +
+
+
                  .align
                              1
     + .type copy_from_user
+ copy_from_user;
+ branch if `
 \frac{64}{65}
 66
                  branch_if_kernel r8, __copy_user
ret_if_privileged r8, r11, r10, r10
 67
     +
 68
                            __copy_user
copy_from_user, . - copy_from_user
 69
     +
                 rjmp
                 .size
 \begin{bmatrix} 70 \\ 71 \end{bmatrix}
     +
     +
 72
     +
                 .global copy_to_user
 \frac{73}{74}
     +
                  .type copy_to_user, @function
     +copy_to_user:
                branch_if_kernel r8, __copy_user
ret_if_privileged r8, r12, r10, r10
.size copy_to_user, . - copy_to_user
 75
     +
+
 76
77
     +
 78
     +
 79
80
     +
+
                 .global __copy_user
                              __copy_user, @function
                  .type
     +__copy_user:
 81
 82
     +
 83
                  /* First we check whether from or to are unaligned */
                             r9, r11
r9, 3, COH
r8, r12
 84
                  mov
     85
                  andl
 86
                  mov
 87
88
                  andl
                              r8, 3, COH
 89
                  /* Is it impossible to align both? Branch to single-byte copies
                  * if we can't align both.
 90
91
92
                  cp.w
                              r8, r9
 93
94
                              4f
                  brne
 95
                  /* Do they need alignment? */
 96
97
                  cp.w
                              r9, 0
                              6f
                  brne
 98
     +
99 +
100 +1:
                  /* At this point, both from and to are word-aligned \ast/
                            r10, 4
                  .
sub
101
     +
                  brlt
                              3f
102 + 103 + 2:

104 + 10:
                  ld.w
                             r8, r11++
105 +11:
                  st.w
                              r12++, r8
```

100		,	
106		sub	r10, 4
107		brge	2b
108			
	+3:	sub	r10, -4
110		reteq	0
111			
112		/*	
113			yte copies. This takes care of unaligned count and those cases
114			e we are unable to align both from and to on word-boundaries.
115			to be careful with r10 here so that we return the correct
116	+	* valu	e even if we get a fault
117	+	*/	
118	+4:	sub	r10, 1
119	+	retlt	0
120	+20:	ld.ub	r8, r11++
121	+21:	st.b	r12++, r8
122	+	rjmp	4b
123	+		
124	+	/* Hand	le unaligned from/to-pointer */
125	+6:		
126	+	cp.w	r10, 4
127	+	brlt	4b
128	+	rsub	r9, r9, 4
129	+		
130	+30:	ld.ub	r8, r11++
131	+31:	st.b	r12++, r8
132		sub	r10, 1
133		sub	r9, 1
134		breq	16
135	+32:	ld.ub	r8, r11++
	+33:	st.b	r12++, r8
137		sub	r10, 1
138		sub	r9, 1
139		breq	16
	+34:	ld.ub	r8, r11++
	+35:	st.b	r12++, r8
142		sub	r10, 1
143		rjmp	1b
144		.size	copy_user,copy_user
145			
146		.section	n .fixup,"ax"
147		.align	1
	+19:	sub	r10, -4
	+29:	retal	r10, 1 r10
150			
151		.section	nex_table,"a"
152		.align	2
153		.long	10b, 19b
154		.long	11b, 19b
155		.long	20b, 29b
156		.long	21b, 29b
157		.long	30b, 29b
158		.long	31b, 29b
159		.long	32b, 29b
160		.long	33b, 29b
161		.long	34b, 29b
162		.long	35b, 29b
163			,
	1.6.2.2		
101			

# D.14 csum\_partial: support for chips that cannot do unaligned accesses

```
16 --- a/arch/avr32/include/asm/checksum.h
17 +++ b/arch/avr32/include/asm/checksum.h
18 @@ -44,15 +44,43 @@ static inline
19
     __wsum csum_partial_copy_nocheck(const void *src, void *dst,
20
                                                                     int len, __wsum sum)
20
21
22
23
    +#ifdef CONFIG_AVR32_UNALIGNED
                  return csum_partial_copy_generic(src, dst, len, sum, NULL, NULL);

    \begin{array}{r}
      24 \\
      25 \\
      26 \\
      27 \\
      28 \\
      29
    \end{array}

    +#else
                 if (((unsigned long)src & 3) == 0 && ((unsigned long)dst & 3) == 0) {
    /* Both src & dst are aligned. Do it the fast way. */
    return csum_partial_copy_generic(src, dst, len, sum, NULL, NULL);
    +
+
+
    +
+
                 }

    \begin{array}{c}
      20 \\
      30 \\
      31 \\
      32
    \end{array}

    +
+
+
                  /* Unaligned. Do it the slow way. */
                 memcpy(dst, src, len);
return csum_partial(dst, len, sum);
33
    +#endif
\frac{34}{35}
     }
36
37
38
     static inline
     __wsum csum_partial_copy_from_user(const void __user *src, void *dst,
int len, __wsum sum, int *err_ptr)
39
      ſ
    +#ifdef CONFIG_AVR32_UNALIGNED
40
                  41
42
\begin{array}{c} 43 \\ 44 \end{array}
    +#else
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
                 int missing;
45
46
47
                 if (((unsigned long)src & 3) == 0 && ((unsigned long)dst & 3) == 0) {
    /* Both src & dst are aligned. Do it the fast way. */
    return csum_partial_copy_generic(src, dst, len, sum, NULL, NULL);
}
51
52
53
                 missing = copy_from_user(dst, src, len);
if (missing) {
                             memset(dst + len - missing, 0, missing);
54
55
56
                               *err_ptr = -EFAULT;
                  }
57
58
59
                 return csum_partial(dst, len, sum);
    +#endif
     }
60
\begin{array}{c} 61 \\ 62 \end{array}
      /*
    diff --git a/arch/avr32/lib/csum_partial.S b/arch/avr32/lib/csum_partial.S
    index 6a262b5..d1906bb 100644
--- a/arch/avr32/lib/csum_partial.S
+++ b/arch/avr32/lib/csum_partial.S
63
64
65
66
    00 -18,6 +18,14 00 csum_partial:
                /* checksum complete words, aligned or not */
sub r11, 4
67
                            r11, 4
68
     3:
69
                  brlt
                               5f
70
71
    +
    +#ifndef CONFIG_AVR32_UNALIGNED
+ /* check whether the buffer is aligned */
    +#11nde1
+
+
+
+
+
+
+
+
+
+
#endif
\overline{72}
73
74
75
76
77
78
79
80
                            r8, r12
                  mov
                               r8, 3, COH
                  andl
                               8f
                  brne
                               r9, r12++
r10, r9
     4:
                  ld.w
                  add
    acr r10
@@ -33,7 +41,13 @@ csum_partial:
                               r10
81
82
                  mov
                               r8, 0
                               r11, 2
83
                  ср
84
                  brlt
    brlt 6t
+#ifndef CONFIG_AVR32_UNALIGNED
+ ld.ub r9, r12[1]
+ ldins.b r9:1, r12[0]
+ sub r12, -2
                                6f
85
86
87
88
                             r12,
89
90
    +#else
                 ld.uh r9, r12++
    +#endif
91
92
                  sub
                               r11, 2
    breq 7f
ls1 r9, 16
@@ -44,4 +58,21 @@ csum_partial:
93
94
95
96
97
                  acr
                               r10
98
                 retal
                            r10
99 +
```

```
        100
        +#ifndef CONFIG_AVR32_UNALIGNED

        101
        +
        /* do unaligned loads */

        102
        +8:
        ld.ub
        r9, r12[3]

\begin{array}{c} 100 \\ 101 \\ + \\ 102 \\ + 8 \\ 103 \\ + \\ 104 \\ + \\ 105 \\ + \\ 105 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 106 \\ + \\ 1
                                                                                                                                          ld.ub r9, r12[3]
ldins.b r9:1, r12[2]
                                                                                                                                            ldins.b r9:u, r12[1]
ldins.b r9:t, r12[0]
sub r12, -4
   106
                                                                                                                                            sub
                                                                                                                                                                                                                                           r12,
                                           +
+
+
   107
   108
                                                                                                                                            add
                                                                                                                                                                                                                                           r10, r9
   109
                                                                                                                                            acr
                                                                                                                                                                                                                                             r10
                                           +
+
+
 110
                                                                                                                                            sub
                                                                                                                                                                                                                                             r11, 4
   111
                                                                                                                                                                                                                                             8b
                                                                                                                                            brge
\begin{array}{c} 112\\ 113 \end{array}
                                           ++
                                           + rjmp 5b
+#endif /* CONFIG_AVR32_UNALIGNED */
   114
115 +
                                                                                                                                                                                                                              csum_partial, . - csum_partial
 116
                                                                                                                                              .size
 118 1.6.2.2
```

### D.15 Avoid unaligned access in uaccess.h

```
From 42b25ac9dfc8fd06f193f5d7858518d2f1f5f4b9 Mon Sep 17 00:00:00 2001
Message-Id: <42b25ac9dfc8fd06f193f5d7858518d2f1f5f4b9.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
  1
  \mathbf{2}
  3
     References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Fri, 24 Apr 2009 15:17:24 +0200
Subject: [PATCH 15/29] AVR32: avoid unaligned access in uaccess.h
  4
  5
  6
  7
  8
     The patch fixes __get_user_check by calling copy_from_user if the pointer is unaligned. Note that there are three more macros that needs
     The patch fixes
10
     to be changed: get_user_nocheck, put_user_check and put_user_nocheck.
11
12
13 This patch really needs a better solution that doesn't involve calling 14 copy_from_user or copy_to_user.
15
      arch/avr32/include/asm/uaccess.h | 17 +++++++
1 files changed, 16 insertions(+), 1 deletions(-)
16
                                                                                 17 ++++++++++++++++
17
18
18
19 diff --git a/arch/avr32/include/asm/uaccess.h b/arch/avr32/include/asm/uaccess.h
0 index ed09239..99652f2 100644
21 --- a/arch/avr32/include/asm/uaccess.h
22 +++ b/arch/avr32/include/asm/uaccess.h
32 @0 -179,6 +179,13 @0 static inline __kernel_size_t __copy_from_user(void *to,
24 extern int __get_user_bad(void);
25 extern int __put_user_bad(void);
26
\frac{1}{26}
     +/* We need a simple way to test this flag in the following macros. */
+#ifdef CONFIG_AVR32_UNALIGNED
+#define AVR32_UNALIGNED 1
\overline{27}
\frac{28}{29}
30
     +#else
\frac{31}{32}
     +#define AVR32_UNALIGNED 0
+#endif
33
\frac{34}{35}
       #define __get_user_nocheck(x, ptr, size)
       ({
                                                                                                                                                      /
     ({
    unsigned long __gu_val = 0;
    @@ -201,7 +208,15 @@ extern int __put_user_bad(void);
        const typeof(*(ptr)) __user * __gu_addr = (ptr);
        int __gu_err = 0;
    }
}
36
\frac{37}{38}
39
40
                      if (access_ok(VERIFY_READ, __gu_addr, size)) {
  if (!AVR32_UNALIGNED && (unsigned long)_gu_addr % (size)) {
41
42
     +
                                     count = copy_from_user(&__gu_val, __gu_addr, size);
if (count == size) {
\begin{array}{c} 43 \\ 44 \end{array}
      ++
45
     +
                                     \begin{array}{c} 46 \\ 47 \end{array}
      +++
48
     +
                                                      __gu_err = -EFAULT;
\frac{49}{50}
      +
                                      7
      +
                      } else if (access_ok(VERIFY_READ, __gu_addr, size)) {
                                      switch (size) {
51
52
                                      case 1:
                                                      __get_user_asm("ub", __gu_val, __gu_addr,
53
54
     1.6.2.2
55
```

#### D.16 memcpy for !CONFIG\_NOUNALIGNED

```
From 280937f4f84e0f11e0e50a759211503824730b05 Mon Sep 17 00:00:00 2001

Message-Id: <280937f4f84e0f11e0e50a759211503824730b05.1242388774.git.rangoy@mnops.(none)>

In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>

References: <cover.1242388773.git.rangoy@mnops.(none)>

From: =?utf-8?q?Gunar=20Rang=G3=B8y?= <gunar@rangoy.com>

Date: Fri, 24 Apr 2009 15:28:14 +0200

Subject: [PATCH 16/29] AVR32: memcpy implementation for chips that cannot do unaligned memory accesses.
  1
  \mathbf{2}
  3
  4
  \mathbf{5}
  6
  7
  9
                                                                                   10
      arch/avr32/lib/Makefile
      arch/avr32/lib/memcpy-nounaligned.S | 86 +++++++++
2 files changed, 88 insertions(+), 1 deletions(-)
create mode 100644 arch/avr32/lib/memcpy-nounaligned.S
11
12
13
14
     diff --git a/arch/avr32/lib/Makefile b/arch/avr32/lib/Makefile
15
     index be35b6a..faa63ea 100644
--- a/arch/avr32/lib/Makefile
+++ b/arch/avr32/lib/Makefile
16
17
18
19 @@ -4,10 +4,11 @@
\frac{20}{21}
                   := clear_user.o
+= strncpy_from_user.o strnlen_user.o
+= delay.o memset.o memcpy.o findbit.o
+= delay.o memset.o findbit.o
       lib-v
22
      lib-y
      -lib-y
23
\frac{20}{24}
      +lib-v
\overline{25}
                     += csum_partial.o csum_partial_copy_generic.o
      lib-v
                   += io-readsw.o io-readsl.o io-writesw.o io-writesl.o
+= io-readsb.o io-writesb.o
+= __avr32_lsl64.o __avr32_lsr64.o __avr32_asr64.o
\frac{26}{27}
       lib-y
       lib-v
\overline{28}
       lib-y
                    += copy_user$(ALIGNEXT).o
\frac{29}{30}
       lib-y
      +lib-y
                    += memcpy$(ALIGNEXT).o
\tilde{31}
32 diff --git a/arch, c...
33 new file mode 100644
34 index 0000000..c10fcde
- (dev/null
     diff --git a/arch/avr32/lib/memcpy-nounaligned.S b/arch/avr32/lib/memcpy-nounaligned.S
\frac{35}{36}
      +++ b/arch/avr32/lib/memcpy-nounaligned.S
     @@ -0,0 +1,86 @@
+/*
+ * Copyright (C) 2004-2006 Atmel Corporation
37
38
39
     + * Copyright (C) 2004-2006 Atmel Corporation
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+ (*)
40
\begin{array}{c} 41 \\ 42 \end{array}
43
44
45
46
     +
                     /*
\begin{array}{c} 47\\ 48\end{array}
     +
                      * void *memcpy(void *to, const void *from, unsigned long n)
      +
49
     +
                      * This implementation does word-aligned loads and stores if possible,
50 \\ 51
     ++
                      * and falls back to byte-copy if not.
                      *
                      * Hopefully, in most cases, both "to" and "from" will be
* word-aligned to begin with.
52
53
54
55
     +
+
+
                      */
                     .text
     +
+
+
56 \\ 57
                     .global memcpy
                                  memcpy, @function
                     .type
58 +memcpy:
59 +
60 +
\begin{array}{c} 59 \\ 60 \end{array}
                    /*
                      * Check alignedness of "from" and "to". Three possibilities:

* - Both are aligned on a word boundary.
* - Both can be aligned on a word boundary.
* - Not possible to align both on a word boundary.

61
     +
+
+
\begin{array}{c} 62 \\ 63 \end{array}
64
                     */
     65
66
                                   r8, r12
r8, 3, COH
r9, r11
r9, 3, COH
                     mov
                     andl
\begin{array}{c} 67\\ 68\end{array}
                     mov
                     andl
/* Is it impossible to align both? */
                     cp.w
                                   r8, r9
                     brne
                                    6f
                     /* Do they need alignment? */
                                  r8, 0
                     cp.w
                     brne
                                   1f
                     /*
                         At this point, "from" and "to" are word-aligned */
79 +2:
                     sub
                                  r10, 4
     +
+
80
                     mov
                                    r9, r12
81
                     brlt
                                    4f
```

82			
83	+3:	ld.w	r8, r11++
84	+	sub	r10, 4
85	+	st.w	r12++, r8
86	+	brge	3b
87		U	
88	+4:	neg	r10
89	+	reteq	r9
90	+	-	
91	+	/* Hand]	le unaligned count */
92	+	lsl	r10, 2
93	+	add	pc, pc, r10
94	+	ld.ub	r8, r11++
95	+	st.b	r12++, r8
96	+	ld.ub	r8, r11++
97	+	st.b	r12++, r8
98	+	ld.ub	r8, r11++
- 99	+	st.b	r12++, r8
100	+	retal	r9
101	+		
102	+	/* Hand]	le unaligned "from" and "to" pointer */
103	+1:	sub	r10, 4
104	+	brlt	4b
105	+	add	r10, r9
106	+	lsl	r9, 2
107	+	add	pc, pc, r9
108		ld.ub	r8, r11++
109		st.b	r12++, r8
110		ld.ub	r8, r11++
111		st.b	r12++, r8
112		ld.ub	r8, r11++
113		st.b	r12++, r8
114		rjmp	2b
115			
	+6:	/* Impos	ssible to align both "from" and "to" on a word boundary */
117		mov	r9, r12
118		cp.w	r10, 0
	+7:	reteq	r9
120		ld.ub	r8, r11++
121		st.b	r12++, r8
122		sub	r10, 1
123		rjmp	7b
124			
125	1.6.2.2		

# D.17 Mark AVR32B code with subarch flag

```
1 From 7985d3c97d2a55d4457b5ebcee832d68d05bada7 Mon Sep 17 00:00:00 2001
2 Message-Id: <7985d3c97d2a55d4457b5ebcee832d68d05bada7.1242388774.git.rangoy@mnops.(none)>
3 In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
4 References: <cover.1242388773.git.rangoy@mnops.(none)>
5 From: =?utf-8?q?Gunar=20Rang=C3=B8y?= <gunnar@rangoy.com>
6 Date: Fri, 24 Apr 2009 15:42:09 +0200
7 Subject: [PATCH 17/29] AVR32: Mark AVR32B specific assumptions with CONFIG_SUBARCH_AVR32B in strnlen.
8

    9
            arch/avr32/lib/strnlen_user.S | 4 ++++
1 files changed, 4 insertions(+), 0 deletions(-)
 10
 11
 12
12
13 diff --git a/arch/avr32/lib/strnlen_user.S b/arch/avr32/lib/strnlen_user.S
14 index 65ce11a..482f967 100644
15 --- a/arch/avr32/lib/strnlen_user.S
16 +++ b/arch/avr32/lib/strnlen_user.S
17 @@ -18,10 +18,12 @@
18 .type strnlen_user, "function"
19 strnlen_user:
20 branch_if_kernel r8, __strnlen_user
21 ##ifdef_CONFLG_SUBARCH_AVR32B
          branch_if_kernel r8, __strnlen_user
+#ifdef CONFIG_SUBARCH_AVR32B
    sub r8, r11, 1
    add r8, r12
    retce 0
\frac{1}{21}

    \begin{array}{c}
      22 \\
      23 \\
      24 \\
      25
    \end{array}

                                         retcs
                                                                      0
           brmi adjust_length /* do a closer inspection */
+#endif /* CONFIG_SUBARCH_AVR32B */

    \begin{array}{c}
      25 \\
      26 \\
      27 \\
      28
    \end{array}

      28
      .global __strnlen_user

      29
      .type __strnlen_user, "function"

      30
      0@ -39,6 +41,7 @@ __strnlen_user:

      31
      retal r12

\frac{31}{32}
```

821 +

```
33 \\ 34 \\ 35 \\ 36 \\ 37 \\ 38
   +#ifdef CONFIG_SUBARCH_AVR32B
     .type adjust_length, "function"
adjust_length:
   cp.w r12, 0
@@ -57,6 +60,7 @@ adjust_length:
                                               /* addr must always be < TASK_SIZE */</pre>
39 \\ 40
               .align 2
     _task_size:
41
                         TASK_SIZE
   .long TASK_SIZE
+#endif /* CONFIG_SUBARCH_AVR32B */
42
43
44
              .section .fixup, "ax"
.align 1
45
46
47
   1.6.2.2
```

#### D.18 mm-dma-coherent.c: ifdef AVR32B code

```
From 8e753b2595e893fa0eec74756ef4458adeaa3caa Mon Sep 17 00:00:00 2001
 1
   From 8e75352556e8937a0eeC74756ef4458adeaa3caa Mon Sep 17 00:00:00 2001

Message-Id: <8e75352595e893fa0eeC74756ef4458adeaa3caa.1242388774.git.rangoy@mnops.(none)>

References: <cover.1242388773.git.rangoy@mnops.(none)>

From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunna@rangoy.com>

Date: Mon, 27 Apr 2009 13:00:33 +0200

Subject: [PATCH 18/29] AVR32: mm/dma-coherent.c - ifdef AVR32B specific code.
 3
 \frac{4}{5}
 6
 \ddot{7}
 8
 9
10
    arch/avr32/mm/dma-coherent.c |
                                                            2 ++
     1 files changed, 2 insertions(+), 0 deletions(-)
11
12
13
    diff --git a/arch/avr32/mm/dma-coherent.c b/arch/avr32/mm/dma-coherent.c
    index 6d8c794..99e0b95 100644
14
    --- a/arch/avr32/mm/dma-coherent.c
+++ b/arch/avr32/mm/dma-coherent.c
15
16
    00 -13,11 +13,13 00
17
18
19
     void dma_cache_sync(struct device *dev, void *vaddr, size_t size, int direction)
\frac{10}{20}
21
    +#ifdef CONFIG_SUBARCH_AVR32B
\overline{22}
23
24
25
                  * No need to sync an uncached area
                 if (PXSEG(vaddr) == P2SEG)
    return;
+#endif /* CONFIG_SUBARCH_AVR32B */
26
27
28
\frac{1}{29}
30
                 switch (direction) {
                 case DMA_FROM_DEVICE:
                                                                     /* invalidate only */
31
32
    1.6.2.2
```

### D.19 Disable ret\_if\_privileged macro

```
From 6b69cb847f4fa8a7fd8a381d13cbada309823701 Mon Sep 17 00:00:00 2001

Message-Id: <6b69cb847f4fa8a7fd8a381d13cbada309823701.1242388774.git.rangoy@mnops.(none)>

In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>

References: <cover.1242388773.git.rangoy@mnops.(none)>

From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>

Date: Thu, 23 Apr 2009 15:25:02 +0200

Subject: [PATCH 19/29] AVR32: Disable ret_if_privileged macro for !CONFIG_SUBARCH_AVR32B.
 \mathbf{2}
 \overline{3}
 4
 5
 6
 8
       arch/avr32/include/asm/asm.h | 2 ++
1 files changed, 2 insertions(+), 0 deletions(-)
10
      arch/avr32/include/asm/asm.h |
11
12
13
      diff --git a/arch/avr32/include/asm/asm.h b/arch/avr32/include/asm/asm.h
     index a2c64f4..1bad0c5 100644
--- a/arch/avr32/include/asm/asm.h
+++ b/arch/avr32/include/asm/asm.h
14
15
16
      @@ -93,10 +93,12 @@
17
18
                         .endm
19
20 .macro ret_if_privileged scratch, addr, size, ret
21 +#ifdef CONFIG_SUBARCH_AVR32B
```

```
22 sub \scratch, \size, 1

23 add \scratch, \addr

24 retcs \ret

25 retmi \ret

26 +#endif /* CONFIG_SUBARCH_AVR32B */

27 .endm

28

29 #endif /* __ASM_AVR32_ASM_H__ */

30 --

31 1.6.2.2
```

# D.20 AVR32A-support in Kconfig

```
From 585c7e18290ffa6f4ca7d436b41e12f5ba100cd6 Mon Sep 17 00:00:00 2001
Message-Id: <585c7e18290ffa6f4ca7d436b41e12f5ba100cd6.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y? = <gunnar@rangoy.com>
Date: Fri, 24 Apr 2009 14:37:19 +0200
Subject: [PATCH 20/29] AVR32: AVR32A support in Kconfig
  \mathbf{2}
  \overline{3}
  4
  5
  6
  8
  9
      arch/avr32/Kconfig | 3 +++
1 files changed, 3 insertions(+), 0 deletions(-)
10
11
12
      diff --git a/arch/avr32/Kconfig b/arch/avr32/Kconfig
index 9e984b0..e3f6653 100644
--- a/arch/avr32/Kconfig
13
14
15
16
       +++ b/arch/avr32/Kconfig
      C0 -81,6 +81,9 C0 source "kernel/time/Kconfig"
config MMU
17
18
19
                         bool
\frac{20}{21}
       +config SUBARCH_AVR32A
\frac{1}{22}
23
       +
                         bool
       +
\bar{24}
        config SUBARCH_AVR32B
\frac{1}{25}
26
                         bool
                         select MMU
\overline{27}
28
      1.6.2.2
```

### D.21 AVR32A address space support

```
From f355d930aad8d21463b119fcfe6e1d6a3717d8de Mon Sep 17 00:00:00 2001
Message-Id: <f355d930aad8d21463b119fcfe6e1d6a3717d8de.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Thu, 23 Apr 2009 15:14:40 +0200
Subject: [PATCH 21/29] AVR32: AVR32A address space support.
 \mathbf{2}
 3
 4
 5
 6
 8
 9
                                                                                  12 ++++++---
10
      arch/avr32/include/asm/addrspace.h |
       arch/avr32/include/asm/io.h
arch/avr32/include/asm/page.h
11
                                                                                  +++++
12
       3 files changed, 46 insertions(+), 2 deletions(-)
13
14
                   git a/arch/avr32/include/asm/addrspace.h b/arch/avr32/include/asm/addrspace.h
     diff -
15
     index 3667948..45e1083 100644
--- a/arch/avr32/include/asm/addrspace.h
+++ b/arch/avr32/include/asm/addrspace.h
\frac{16}{17}
18
     @@ -11,7 +11,11 @@
#ifndef __ASM_AVR32_ADDRSPACE_H
#define __ASM_AVR32_ADDRSPACE_H
19
20
\overline{21}
\frac{22}{23}
     -#ifdef CONFIG_MMU
+#ifdef CONFIG_SUBARCH_AVR32A
\bar{24}
\frac{25}{26}
     +#define PHYSADDR(a)
                                                   ((unsigned long)(a))
\bar{27}
28
     +#elif CONFIG_SUBARCH_AVR32B
29
30
      /* Memory segments when segmentation is enabled */
```

```
#define POSEG
                                            0x0000000
 31
     32
 \overline{33}
 34
 35
 36
      -#endif /* CONFIG_MMU */
 37
     +#else
 38
     +
 39
     +#error Unknown AVR32 subarch.
 40
     +#endif /* CONFIG_SUBARCH_* */
 41
 \overline{42}
     #endif /* __ASM_AVR32_ADDRSPACE_H */
diff --git a/arch/avr32/include/asm/io.h b/arch/avr32/include/asm/io.h
index 22c97ef..96a81b1 100644
 \begin{array}{c} 43\\ 44 \end{array}
 45
     --- a/arch/avr32/include/asm/io.h
+++ b/arch/avr32/include/asm/io.h
 46
 47
 48
     @@ -10,6 +10,27 @@
 49
 50
      #include <mach/io.h>
 51
24 +
55 +static __inline__ unsigned long virt_to_phys(volatile void *address)
56 +{
57 + return (unsigned long)address;
58 +}
59 +
60 + - - - -
     60
 61
 62
     +}
+
 63
 \frac{64}{65}
     +#define cached_to_phys(addr)
                                                         ((unsigned long)(addr))
     +#define uncached_to_phys(addr) ((unsigned long)(addr))
+#define phys_to_cached(addr) ((void *)(addr))
+#define phys_to_uncached(addr) ((void *)(addr))
 66
 67
 68
 69
 70
71
72
     +
     +#elif CONFIG SUBARCH AVR32B
     +
 73
74
75
      /* virt_to_phys will only work when address is in P1 or P2 */
static __inline__ unsigned long virt_to_phys(volatile void *address)
     "Color -26,6 +47,14 @@ static __inline__ void * phys_to_virt(unsigned long address)
#define phys_to_cached(addr) ((void *)P1SEGADDR(addr))
#define phys_to_uncached(addr) ((void *)P2SEGADDR(addr))
 76
77
 78
 79
80
 81
     +#else /* CONFIG_SUBARCH_* */
 82
 83
     +#error Unknown AVR32 subarch.
 84
     +#endif /* CONFIG_SUBARCH_* */
 85
 86
 87
     +
 88
      /*
     /*
 * Generic IO read/write. These perform native-endian accesses. Note
 * that some architectures will want to re-define __raw_{read,write}w.
diff --git a/arch/avr32/include/asm/page.h b/arch/avr32/include/asm/page.h
index f805d1c..ca36368 100644
 89
 90
 91
 92
     --- a/arch/avr32/include/asm/page.h
+++ b/arch/avr32/include/asm/page.h
 93
 94
     % What's the difference between __pa() and virt_to_phys() anyway?
 95
 96
        */
 97
      #define __pa(x)
 98
                                                         PHYSADDR(x)
 99
100+#ifdef CONFIG_SUBARCH_AVR32A101+#define __va(x)
100 + #define __va(x)
101 + #define __va(x)
102 + #elif CONFIG_SUBARCH_AVR32B
103 #define __va(x)
104 + #else /* CONFIG_SUBARCH_* */
105 + #error Unknown AVR32 subarch.
106 + #endif /* CONFIG_SUBARCH_* */
107
                                                         ((void *)(x))
                                                         ((void *)(P1SEGADDR(x)))
107
108
      #define MAP_NR(addr) (((unsigned long)(addr) - PAGE_OFFSET) >> PAGE_SHIFT)
109
110
111 1.6.2.2
```

D.22 Change maximum task size for AVR32A

```
From cfe6bfd67af7f4caf10f73fc176a160b87da8bb8 Mon Sep 17 00:00:00 2001
Message-Id: <cfe6bfd67af7f4caf10f73fc176a160b87da8bb8.1242388774.git.rangoy@mnops.(none)>
    1
   \mathbf{2}
             In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.c</pre>
   \frac{3}{4}
   5
                                                                                                                                                                                                              <gunnar@rangoy.com>
           Date: Fri, 24 Apr 2009 14:14:44 +0200
Subject: [PATCH 22/29] AVR32: Change maximum task size for AVR32A
   \frac{6}{7}
   8
   9
             arch/avr32/include/asm/processor.h | 4 ++++
1 files changed, 4 insertions(+), 0 deletions(-)
10
11
12
             diff --git a/arch/avr32/include/asm/processor.h b/arch/avr32/include/asm/processor.h
index 3fb964d..843d7a3 100644
--- a/arch/avr32/include/asm/processor.h
13
14
15
              +++ b/arch/avr32/include/asm/processor.h
 16
            % and a set of the set of th
 17
18
19
\frac{20}{21}
              +#ifdef CONFIG_SUBARCH_AVR32A
22
              +#define TASK_SIZE
                                                                                                                                     Oxfffffff
\begin{array}{c} 23\\ 24 \end{array}
             +#else
               #define TASK_SIZE
                                                                                                                                     0x80000000
\overline{25}
              +#endif
26
27
               #ifdef __KERNEL__
#define STACK_TOP
                  #ifdef
                                                              KERNEL
\overline{28}
                                                                                                                                     TASK_SIZE
20
30
           1.6.2.2
```

#### D.23 Fix \_\_\_\_\_ range\_\_ok for AVR32A in uaccess.h

```
From 1894ee64853872a75c0f5f52029ad31f7208db3d Mon Sep 17 00:00:00 2001
Message-Id: <1894ee64853872a75c0f5f52029ad31f7208db3d.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
 1
 \mathbf{2}
 \frac{3}{4}
   From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.</pre>
 \mathbf{5}
                                                            <gunnar@rangoy.com>
   Date: Fri, 24 Apr 2009 14:52:15 +0200
Subject: [PATCH 23/29] AVR32: Fix uaccess __range_ok macro for AVR32A.
 \frac{6}{7}
 9
    arch/avr32/include/asm/uaccess.h | 14 +++++++
1 files changed, 13 insertions(+), 1 deletions(-)
10
                                                           14 ++++++++++++
11
12
13
   diff -
              git a/arch/avr32/include/asm/uaccess.h b/arch/avr32/include/asm/uaccess.h
   index 99652f2..6156289 100644
--- a/arch/arr32/include/asm/uaccess.h
+++ b/arch/avr32/include/asm/uaccess.h
14
15
16
   @@ -51,7 +51,16 @@ static inline void set_fs(mm_segment_t s)
17
    /*
18

    * Test whether a block of memory is a valid user space address.
    * Returns 0 if the range is valid, nonzero otherwise.

19
20
21
22
    + */
   +#ifdef CONFIG_SUBARCH_AVR32A
+/*
+ * No easy check for user space address possible, but we don't have
+ * very much protection in any case since we don't have an MMU.
+ */
\frac{1}{23}
24
25
26
27
28
   +#define __range_ok(addr, size) 0
\frac{29}{30}
   +#elif CONFIG_SUBARCH_AVR32B
   +/*
31
32
      * We do the following checks:
   33
34
35
36
37
                       || (((unsigned long)(addr) + (unsigned long)(size)) > 0x80000000)))
38
39
    +#else
40
    +#error Unknown AVR32 subarch.
41
   +#endif /* CONFIG_SUBARCH_* */
42
43
     #define access_ok(type, addr, size) (likely(__range_ok(addr, size) == 0))
```

```
44
45 --
46 1.6.2.2
```

#### D.24 Support for AVR32A entry-avr32a.S

```
1 From 1f99f4536db8830ab1817ad460627d14d4de5d2d Mon Sep 17 00:00:00 2001
2 Message-Id: <1f99f4536db8830ab1817ad460627d14d4de5d2d.1242388774.git.rangoy@mnops.(none)>
3 In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
4 References: <cover.1242388773.git.rangoy@mnops.(none)>
5 From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
6 Date: From: 204 Date: 204 Da
       Date: Fri, 24 Apr 2009 15:03:39 +0200
Subject: [PATCH 24/29] AVR32: Support for AVR32A (entry-avr32a.c)
  6
  7
  Q
        arch/avr32/kernel/Makefile
 10
                                                                                                                1 +
          11
         2 files changed, 706 insertions(+), 0 deletions(-) create mode 100644 arch/avr32/kernel/entry-avr32a.S
 12
 13
 14
15
diff --git a/arch/avr32/kernel/Makefile b/arch/avr32/kernel/Makefile
16 index 18229d0..76adcd2 100644
17 --- a/arch/avr32/kernel/Makefile
 18
        +++ b/arch/avr32/kernel/Makefile
        @@ -4,6 +4,7 @@
 19
 20
\frac{21}{22}
          extra-y
                                                                                                                   := head.o vmlinux.lds
24 obj-$(CONFIG_SUBARCH_AVR32B) += entry-avr32a.o
25 obj-y += entry-avr32b.o
26 obj-y += syscall_table.o syscall-stubs.o irq.o
27 diff --git a/arch/avr32/kernel/entry-avr32a.S b/arch/avr32/kernel/entry-avr32a.S
28 new file mode 100644
29 index 0000000..2b97739
30 --- /dev/null
31
        +++ b/arch/avr32/kernel/entry-avr32a.S
32 @@ -0,0 +1,705 @@
\frac{33}{34}
        +/*
+ * Copyright (C) 2004-2006 Atmel Corporation
       + * copyright (C) 2004-2006 Atmel Corporation
+ *
+ *
This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
35
\frac{36}{37}
 38
        + */+
39
40
       +/*
+/*
+/*
+ * This file contains the low-level entry-points into the kernel, that is,
+ * exception handlers, debug trap handlers, interrupt handlers and the
+ * system call handler.
+ */
 41
\frac{42}{43}
 44
45
46
        +#include <linux/errno.h>
 47
        +#include <asm/asm.h>
+#include <asm/hardirq.h>
48
49
50 +#include <asm/irq.h>
51 \\ 52
        +#include <asm/ocd.h>
        +#include <asm/page.h>
53
        +#include <asm/pgtable.h>
54 \\ 55
        +#include <asm/ptrace.h>
+#include <asm/sysreg.h>
56
        +#include <asm/thread_info.h>
57 \\ 58
        +#include <asm/unistd.h>
        +
59
60
        +
+
                            .section .ex.text,"ax",@progbits
                             .align
        + exception_vectors:
+ bral han
61
                                                                                                                    /* (EVBA) Name, Event source */
62
                                                   handle_critical
                                                                                                                  /* (0x00) Unrecoverable exception, Internal */
        +
+
+
63
                              .align
                                                   2
64
                             bral
                                                   handle_critical
                                                                                                                  /* (0x04) TLB Multiple hit, Internal Signal */
65
                             .align
                                                   2
        +
+
+
66
                                                                                                                  /* (0x08) Bus error data fetch. Data bus */
                             bral
                                                   do_bus_error_write
67
                              .align
68
        ++++
                             bral
                                                   do_bus_error_read
                                                                                                                   /* (0x0c) Bus error instruction fetch, Data bus */
\begin{array}{c} 69 \\ 70 \end{array}
                            .align
bral
                                                   2
                                                   do nmi ll
                                                                                                                  /* (0x10) NMI (Non Maskable Interrupt), External input */
71
        +
                             .align
                                                   2
\begin{array}{c|c} 72 + \\ 73 + \end{array}
                                                                                                                  /* (0x14) Instruction address, ITLB */
                             bral
                                                   handle_address_fault
                             .align
                                                  2
```

74		bral		/* (0	x18)	ITLB Protection, ITLB */
$\frac{75}{76}$		.align bral	2 handle_debug	/* (0	x1c)	Breakpoint, OCD system */
$77 \\ 78$		.align	2			
78 79		bral .align	do_illegal_opcode_ll 2	/* (0	X20)	<pre>Illegal opcode, Instruction */</pre>
		bral .align	do_illegal_opcode_ll 2	/* (0	x24)	Unimplmented instruction, Instruction */
82	+	bral	do_illegal_opcode_ll	/* (0	x28)	Privilege violation, Instruction */
$\frac{83}{84}$		.align bral	2 do_fpe_ll	/* (0	x2c)	Floating-point, FP Hardware */
$\frac{85}{86}$		.align	2			
87	+	bral .align	do_illegal_opcode_ll 2			Coprocessor absent, Insctruction */
$\frac{88}{89}$		bral .align		/* (0	x34)	Data address (Read), DTLB */
$90 \\ 91$		bral	handle_address_fault	/* (0	x38)	Data address (Write), DTLB */
92	+	.align bral	2 handle_protection_fault	/* (0	x3c)	DTLB Protection (Read), DTLB */
$93 \\ 94$		.align bral		/* (0	x40)	DTLB Protection (Write), DTLB */
95	+	.align	2			
$\frac{96}{97}$	+	bral	do_dtlb_modified	/* (0	X44)	DTLB Modified, DTLB */
$\frac{98}{99}$		.org	0 x 5 0	/* (0	x50)	ITLB Miss, ITLB */
100	+	.global	itlb_miss	, ,		, ,
102		rjmp	tlb_miss_common			
$     103 \\     104   $		.org	0 x 6 0	/* (0	x60)	DTLB Miss (Read), DTLB */
105	+dtlb_mi	ss_read	:	, ,		/
$     106 \\     107 $		rjmp	tlb_miss_common			
108     109	+ +dtlb_mi	.org ss write	0x70 e:	/* (0	x70)	DTLB Miss (write), DTLB */
110	+					
$\begin{array}{c} 111 \\ 112 \end{array}$	+	.align				
$\begin{array}{c} 113 \\ 114 \end{array}$	+tlb_mis +		1: should never be called	*/		
115	+	sub	r12, pc, ( 1f)			
$     116 \\     117 $	+		panic 2			
$118 \\ 119$		.asciz	"tlb_miss_common"			
$120 \\ 121$		/*	System	n Call		*/
122	+	.org	0x100	/* (0	x100)	Superviser call, Instruction */
$123 \\ 124$	+system_ +	call: stmts	sp, r0-lr			
$125 \\ 126$		pushm	r12 /* r12_0	orig *	/	
$120 \\ 127$	+		<pre>/* [remove comment (RC)</pre>	] set	s fra	me pointer[R7] to zero to ensure that the frame
128		iter,	so that the backtrace do	oes no	t fol	low a context switch */
$129 \\ 130$		/* chock				
131	+	get_thre	x for syscall tracing */ ead_info r0			
$132 \\ 133$		ld.w bld	<pre>r1, r0[TI_flags] /* RC: r1, TIF_SYSCALL_TRACE /*</pre>			ags to rl */ arry flag if TIF_SYSCALL_TRACE is set in thread_info
134	*/	bree				
135	<pre>s +syscall_trace_cont: / + cp.w r8, NR_syscalls / + brhs syscall_badsys /* RC: branch if system call is out of range */ ) + / + lddpc lr, syscall_table_addr /* set lr to syscall base address */</pre>					
$\frac{136}{137}$						
$138 \\ 130$						
140						
141						
142	+	mov	r8, r5 /* 5th a	0		th is pushed by stub) */
$143 \\ 144$	+	icall		sysca	тт па	ndeling*/
$145 \\ 146$	+ +syscall		syscall_return			
147	<pre></pre>					n't migg on interrupt
149						sched or sigpending
$150 \\ 151$	+ between sampling and the rets */					
152	2 + /* Store the return value so that the correct value is loaded below */					
$153 \\ 154$		stdsp	sp[REG_R12], r12			

```
\begin{array}{c|c} 155 & + \\ 156 & + \\ 157 & + \end{array}
                                                     ld.w
                                                                                          r1, r0[TI_flags]
                                                                                         r1, _TIF_ALLWORK_MASK, COH
syscall_exit_work /*
                                                      andl
                                                                                                                                                                                                        /* RC: branch if work has to be done */
                                                      brne
157

158

+

159

+ syscall_exit_cont:

sub sp,
                                                                                    sp, -4 /* r12_orig */
sp++, r0-lr /* restoring registers */
 161
                 +
+
                                                     ldmts
 162
                                                     rets
                 +
  163
164 + .align 2
165 +syscall_table_addr:
166 + .long sys_
                                                  .long sys_call_table
166+.long.jo_____167++.long.jo_____168+ syscall_badsys: /* RC: comefrom: syscall_trace_cont */169+movr12, -ENOSYS170+rjmpsyscall_return /* RC: return -ENOSYS */
                 +syscall_trace_enter:
  172
pushm r8-r12
rcall syscal
                                                                                        syscall_trace
                                                                                     r8-r12
syscall_trace_cont
                 +
  175
                                                   popm
\begin{array}{c|c} 176 + \\ 177 + \end{array}
                                                    rjmp
                 +
  178
                                                      .global ret_from_fork
179 +ret_from_fork: /* RC: a newborn child starts it's exciting new thread here */
180 + rcall schedule_tail
181 +
                                                     /* check for syscall tracing */
get_thread_info r0
ld.w r1, r0[TI_flags]
\begin{array}{c|c} 182 \\ 183 \\ + \end{array}
                                                                                   r1, r0[TI_flags]
r1, _TIF_ALLWORK_MASK, COH
syscall_exit_cont
  184
                 +
+
+
  185
                                                      andl
 186
                                                      breq
                                                     /*
 * Fall through to syscall_exit_work since one or more of the
 * bits in TIF_ALLWORK_MASK was set.
                 +
+
+
  187
  188
  189
               + */
+
+syscall_exit_work:
+ bld r1, TIF_SYSCALL_TRACE
+ brcc syscall_exit_work_loop
  190

    \begin{array}{c}
      191 \\
      192
    \end{array}

  193
194 + 195 +
195 + 196 + 197 + 198 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 + 199 
                                                                                          syscall_trace
                                                      rcall
                                                     mask_interrupts
ld.w r1, r0[TI_flags]
200 +
                                                      /*
201
                 +
                                                        * This loop will run until no work-flags are set in the
\begin{array}{c|c} 201 \\ 202 \\ + \\ 203 \\ + \end{array}
                                                         * thread info.
                                                         */
                + */
+syscall_exit_work_loop:
+ bld r1, TIF_NEED_RESCHED
+ brcc syscall_exit_work_nosched
' interrupts
204
205
\begin{array}{c|c} 206 \\ 207 \\ + \end{array}
                                                     unmask_interrupts
 208
                 +
                                                     rcall
                                                                                          schedule
                                                     mask_interrupts
ld.w r1, r0[TI_flags]
rjmp syscall_exit_work_loop
                 +
+
209
 210
211 +
212 +
212 +
213 +syscall_exit_work_nosched:
214 + mov r2, _TIF_SIGPENDING | _TIF_RESTORE_SIGMASK
215 + tst r1, r2
216 + breq syscall_exit_work_nosigs
217 \\ 218
                                                      unmask_interrupts
                 +
+
+
                                                                                     r12, sp
r11, r0
                                                     mov
  219
                                                     mov
220 \\ 221
                                                      rcall
                                                                                           do_notify_resume
                 +
+
+
                                                     mask_interrupts
ld.w r1, r0[TI_flags]
rimp second or a second secon
  222
\begin{vmatrix} 223 \\ + \\ 224 \end{vmatrix} +
                                                                                        syscall_exit_work_loop
                                                     rjmp
                +syscall_exit_work_nosigs
+ bld r1, TIF_BREAKPOINT
+ brcc syscall_exit_cont
 225
 226
227
  228
                  +
                                                     rjmp
                                                                                        enter_monitor_mode
 220
                 +
+
 230
                                                   .type save_full_context_ex, @function
.align 2
 231
                 +
232 + .align 2
233 + save_full_context_ex:
 234 +
                                                /*
\begin{array}{c|c} 235 \\ 236 \\ + \end{array}
                                                     * Check whether the return address of the exception is the
* debug_trampoline, since that would need special handling.
*/
 237
                                                     lddsp r11, sp[REG_PC]
238 +
```

```
\begin{array}{c|c} 239 \\ 240 \\ 241 \\ + \end{array} +
                                                         r9, pc, . - debug_trampoline
r9, r11
                                      sub
                                      cp.w
                                      breq
                                                             save_full_context_dbg_tramp
 241 + 242 + 243 + 243 + 244 + 
                                      /* Check for kernel-mode. */
                                     \frac{245}{246}
             +
+
+
  247
                                                             save_full_context_kernel_mode
                                      brne
 248 +
249 +save_full_context_done:
250 + unmask_exceptions
 251 \\ 252
             +
+
                                     ret
                                                               r12
            +
+
save_full_context_kernel_mode:
+ sub r10, sp, -FRAME_SIZE_FULL
+ stdsp sp[REG_SP], r10 /* replace saved SP with kernel-mode SP */
+ rjmp save_full_context_done
  253
 \begin{array}{c|c} 253 \\ 254 \\ 255 \\ + \end{array}
  256
             ++
 257
  258
                                      /*
  259
             +
                                        * The debug handler set up a trampoline to make us
                                      * The debug handler set up a tramportie to make us
* automatically enter monitor mode upon return, but since
* we're saving the full context, we must assume that the
* exception handler might want to alter the return address
* and/or status register. So we need to restore the original
* context and enter monitor mode manually after the exception
 \begin{array}{c|c} 260 \\ 261 \\ + \end{array}
             +
  262
 263
             +
+
  \frac{263}{264}
             +
                                         * has been handled.
  265
save_full_context_done
save_full_context_ex, . - save_full_context_ex
  274
                                     rjmp
 275 \\ 276
                                     .size
                                    /* Low-level exception handlers */
  277
 277 + /* Low-lev

278 +handle_critical:

279 + pushm rC

280 + sub sp

281 +

282 + mfsr r1

283 + mov r1

284 + rcall dc

285 +

286 + /* We show
                                     pushm r0-r12
                                                              sp, 12 /* lr, sp, r12_orig */
                                                             r12, SYSREG_ECR
r11, sp
                                                         do_critical_exception
                                     /* We should never get here... */
  286
             +
+
                                                        r12, pc, (. - 1f)
panic
2
                                     sub
bral
  287
  288
             +
                                    .align 2
.asciz "Return from critical exception!"
  289
             +
 290 +1:
291 +
292 +
                                     .align 1
 293 +do_bus_error_write:
294 + stmts --sp
                        stmts --sp, r0-lr
sub sp, 4
  295
             +
                                                                                                                /* skip r12_orig */
 293 + 296 + 297 + 298 + 298 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 + 299 
                                    rcall
                                                          save_full_context_ex
                                                              r11. 1
                                     mov
                                                              do_bus_error_common
                                     rjmp
  300 +do_bus_error_read:
                                                            stmts
  301
             +
+
                                 sub
                                                                                                               /* skip r12_orig */
  302
  303
             +
                                      rcall
 304 + mov r11,
305 +
306 +do_bus_error_common:
 307 + 308 + 309 +
                                     mfsr r12, SYSREG_BEAR
                                                             r10, sp
do_bus_error
                                      mov
                                      rcall
 310 + 311 + 312 + 312 + 
                                                             ret_from_exception
                                     rjmp
                                       .align 1
 313 +do_nmi_ll:
314 + stm
                                                             --sp, r0-lr
sp, 4
                                     stmts
  315 +
                                                                                                                /* skip r12_orig */
                                    sub
  316
             +
+
                                     /* Check for kernel-mode. */
  317
                                     lddsp r9, sp[REG_SR]
bfextu r0, r9, MODE_SHIFT, 3
brne do_nmi_ll_kernel_fixup
  318
             +
 319 + 320 + 321 + 
                                     brne
  322 +do_nmi_ll_cont:
```

```
mfsr
                                                                                                                                                                 r12, SYSREG_ECR
                                                                                              mov
                                                                                                                                                             r11, sp
do_nmi
                                                                                               rcall
                                                                                                  tst
                                                                                                                                                                  r0, r0
                                                                                                                                                             do_nmi_ll_kernel_exit
                                                                                                 brne
                                                                                               sub sp, -4
ldmts sp++, r0-lr
                                                                                                                                                                                                                                                                                           /* skip r12_orig */
                                                                                              rete
 332 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 3333 + 3333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 333 + 33
332 +
333 + /* Kernel mode save */
334 +do_nmi_ll_kernel_fixup:
335 + sub r10, sp, -FRAME_SIZE_FULL
336 + stdsp sp[REG_SP], r10 /* replace saved SP */
337 + rjmp do_nmi_ll_cont
339 + /* Kernel mode restore */

340 +do_nmi_ll_kernel_exit:

341 + sub sp, -4 /*

342 + popm lr
                                                                                                                                                                                                                                                                                          /* skip r12_orig */
                                                                                                                                                     lr
sp, -4
r0-r12
  343
                               +
                                                                                                                                                                                                                                                                                               /* skip sp */
                                                                                                  sub
 343 + sub sp, -4

344 + popm r0-r12

345 + rete

346 +

347 +

348 +handle_address_fault:

349 + stmts --sp, n

350 + oub ap 4
                                                                                   e_address_rault:
stmts --sp, r0-lr
sub sp, 4 /* sk
rcall save_full_context_ex
mfsr r12, SYSREG_ECR
wow r11 cc
 350 + 351 + 351 + 
                                                                                                                                                                                                                                                                                                        /* skip r12_orig */
 351 + 352 + 353 + 354 + 355 + 356 + 357 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 + 257 
                                                                                               mov r11, sp
rcall do_address_exception
rjmp ret_from_exception
                                                                                              rjmp

        358
        +handle_protection_fault:

        359
        +
        stmts
        --sp, r0-

        360
        +
        sub
        sp, 4

                                                                                               stmts --sp, r0-lr
sub sp, 4 /* sk
rcall save_full_context_ex
mfsr r12, SYSREG_ECR
mov r11, sp
                                                                                                                                                                                                                                                                                /* skip r12_orig */

      360
      +
      sub
      sp, 4

      361
      +
      rcall
      save_fr

      362
      +
      mfsr
      r12, S

      363
      +
      mov
      r11, sj

      364
      +
      rcall
      do_pag

      365
      +
      rjmp
      ret_fr

      366
      +
      367
      +

      368
      +
      .align
      1

      369
      +do_illegal_opcode_ll:
      .370
      +

                                                                                             mov r11, sp
rcall do_page_fault
rjmp ret_from_exception
                                                                                                                                                             ode_11:
--sp, r0-lr
sp, 4 /* sk
save_full_context_ex
r12, SYSREG_ECR
 \begin{array}{c|c} 370 \\ 371 \\ + \end{array}
                                                              stmts
                                                                                                                                                                                                                                                                                                     /* skip r12_orig */
                                                                                             sub
  372
                               +
                                                                                                 rcall
 372 + 373 + 374 + 375 + 376 + 377 + 378 + 378 + 378
                                                                                             mfsr
                                                                                             mov r11, sp
rcall do_illegal_opcode
rjmp ret_from_exception
                                                                                           mov
378 +
379 +do_dtlb_modified:
380 + sub r12, pc, (. - 1f)
381 + bral panic
382 + .align 2
383 +1: .asciz "do_dtlb_modified
384 +
385 +
386 + .align 1
387 +do_fpe_ll:
388 + stmts --sp. r0-lr
                                                                                       bral panic
.align 2
.asciz "do_dtlb_modified"
                                                                                                                                                     --sp, r0-lr
sp, 4 /* sł
save_full_context_ex
 \begin{array}{c|c} 388 \\ 389 \\ + \end{array}
                                                                    s.
sub
                                                                                                  stmts
                                                                                                                                                                                                                                                                                                    /* skip r12_orig */
  390
                               +
                                                                                                  rcall
                                                                                               unmask_interrupts
mov r12, 26 /* TODO: this should probably be 11 (0x2C/4) */
mov r11, sp
rcall do_fpe
rjmp ret_from_exception
 391 + 392 + 393 +
                                                                                             mov
 393 + 394 + 395 + 396 + 397 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 + 398 
                                                                                             rjmp
                                                                                               /* Common code for returning from an exception handler. */
  399 +ret_from_exception:
                                                                     mask_interrupts
 \begin{array}{c|c} 400 + \\ 401 + \end{array}
                                                                                               lddsp r4, sp[REG_SR]
andh r4, (MODE_MASK >> 16), COH
brne fault_resume_kernel
  402
                               +
 403 +
404 +
                                                                                              brne
                                                                                               get_thread_info r0
ld.w r1, r0[TI_flags]
  405
                               +
  406 +
```

```
\begin{array}{c|c} 407 & + \\ 408 & + \\ 409 & + \end{array}
                                                               r1, _TIF_WORK_MASK, COH
fault_exit_work
                                         andl
                                         brne
  410 +fault_resume_user:
             +
+
  411
                                         mask_exceptions
                                                                sp, -4
sp++, r0-lr
  412
                                                                                                                            /* skip r12_orig */
                                         sub
 ldmts
                                        rete
 416 +fault_resume_kernel:
416 +fault_resume_kernel:
417 +#ifdef CONFIG_PREEMPT
418 + /* Check whether we should preempt this kernel thread. */
                                         get_thread_info r0
ld.w r2, r0[TI_preempt_count]
cp.w r2, 0
  419 +
420 +
  421
              +
                                                                   fault_resume_kernel_no_schedule
r1, r0[TI_flags]
r1, TIF_NEED_RESCHED
fault_resume_kernel_no_schedule
r4, sp[REG_SR]
r4, SYSREG_GM_OFFSET
fault_resume_kernel_no_schedule
  422
                                         brne
              +
+
+
  423
                                         ld.w
  424
                                         bld
  425
              +
+
                                         brcc
  426
                                         lddsp
  427
              +
                                         bld
429 + rcall preempt_schedule_irq
430 +fault_resume_kernel_no_schedule:
431 +#endif
432 +
433 + mask_exceptions
434 + sub sp, -4 /* ig
435 + popm lr
 \begin{array}{c|c} 428 \\ 429 \\ + \end{array}
                                                                    fault_resume_kernel_no_schedule
                                                                                                                           /* ignore r12_orig */
 \begin{array}{r} 435 \\ + \\ 436 \\ + \\ 437 \\ + \\ 438 \\ + \\ 439 \\ + \\ 440 \\ + \\ 441 \\ + \\ 441 \\ + \\ \end{array}
                                                                    sp, -4
r0-r12
                                                                                                                            /* ignore SP */
                                         sub
                                         \texttt{popm}
                                         rete
                                          /*
                                           * Common code for IRQ and exception handlers.
 * Expects rO to contain a reference to the thread_info struct,
* and r1 to contain TI_flags from the thread_info struct.
                                             */
 445 +fault_exit_work:
446 + bld r:
447 + brcc fr
                                                        r1, TIF_NEED_RESCHED
fault_exit_work_no_resched
  448
              +
                                         unmask_interrupts
 449 + 450 + 451 + 452 + 453 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 + 153 
                                         rcall
                                                                  schedule
                                         mask_interrupts
ld.w r1, r0[TI_flags]
rjmp fault_exit_work
                                        rjmp
 455 + fault_exit_work_no_resched:
455 + mov r2, _TIF_SIG
                                                             r2, _TIF_SIGPENDING | _TIF_RESTORE_SIGMASK
r1, r2
              +
  456
                                         tst
  457
              +
                                                                     fault_exit_work_no_sigwork
                                         breq
                                        unmask_interrupts
mov r12, sp
mov r11, r0
  458
              +
+
  459
  460
              +
+
+
  461
                                         rcall
                                                                   do_notify_resume
  462
                                         mask_interrupts
 \begin{array}{r} 462 \\ 463 \\ + \\ 464 \\ + \\ 465 \\ + \end{array}
                                                                 r1, r0[TI_flags]
fault_exit_work
                                         ld.w
                                        rjmp

      405
      +

      466
      +
      fault_exit_work_no_sigwork:

      467
      +
      bld
      r1, TIF_BREAKPOINT

      468
      +
      brcc
      fault_resume_user

      469
      +
      rjmp
      enter_monitor_mode

              +
+
  470
              +
  471
 472 + .secti
473 + .type
474 +handle_debug:
                                        .section .kprobes.text, "ax", @progbits
.type handle_debug, @function
                                                                     sp, 8
  475
                                                                                                                             /* Make room for REG_PC and REG_SR */
              +
+
+
                                         sub
                                                                    sp, o /*
--sp, r0-lr
sp, 4 /*
r8, SYSREG_RAR_DBG
sp[REG_PC], r8
r9, SYSREG_RSR_DBG
sp[REG_SR], r9
avcentions
  476
                                         stmts
                                                                                                                             /* skip r12_orig */
  477
                                         sub
 478 +
479 +
                                         mfsr
                                         stdsp
              +
  480
                                         mfsr
              +
+
  481
                                          stdsp
                                         unmask_exceptions
  482
                                         bfextu r9, r9, SYSREG_MODE_OFFSET, SYSREG_MODE_SIZE
  483
              +
  484
              +
+
                                         brne
                                                                     debug_fixup_regs
  485
  485 +
486 +.Ldebug_fixup_cont:
487 +#ifdef CONFIG_TRACE_IRQFLAGS
             +#ifdef
+
  488
                                       rcall trace_hardirgs_off
  489 +#endif
  490 +
                                         mov
                                                                    r12, sp
```

```
rcall
                                    do_debug
                      mov
                                     sp, r12
                                    r2, sp[REG_SR]
r3, r2, SYSREG_MODE_OFFSET, SYSREG_MODE_SIZE
debug_resume_kernel
                      lddsp
                      bfextu
                      brne
                     get_thread_info r0
ld.w r1, r0[TI_flags]
mov r2, _TIF_DBGWORK_MASK
tst r1, r2
                                     debug_exit_work
                      brne
                      bld
                                    r1, TIF_SINGLE_STEP
                      brcc
                                     1f
                                    r4, OCD_DC
                      mfdr
                                     r4, OCD_DC_SS_BIT
                      sbr
                     mtdr
                                     OCD_DC, r4
                     mask_exceptions
511 +

512 +#ifdef CONFIG_TRACE_IRQFLAGS

513 + rcall trace_hardirgs

514 +1:

515 +#endif

516 + sub sp, -4

517 + ldmts sp++, r0-lr

518 + ratd
                                   trace_hardirqs_on
518
       +
+
                      retd
519
                                    handle_debug, . - handle_debug
                     .size
520
       +
+
+
                     /* Mode of the trapped context is in r9 */
.type debug_fixup_regs, @function
521
522
523 +debug_fixup_regs:
524 + sub r8
525 + stdsp sp
                                  egs.
r8, sp, -FRAME_SIZE_FULL
sp[REG_SP], r8
.Ldebug_fixup_cont
debug_fixup_regs, . - debug_fixup_regs
526
       ++++
                      rjmp
527 \\ 528
                     .size
       +
529
                      .type
                                    debug_resume_kernel, @function
530 +debug_resume_kernel:
531 + mask exception
                     mask exceptions

      531
      +
      mass_exceptions

      532
      +#ifdef
      CONFIG_TRACE_IRQFLAGS

      533
      +
      bld
      r11, SYSREG_GM_OFFSET

      534
      +
      brcc
      1f

      535
      +
      rcall
      trace_hardirqs_on

536 +1:
537 +#endif
538 +
539 +
540 +
                     mfsr
                                    r2, SYSREG_SR
                                    r1, r2
r2, r3, SYSREG_MODE_OFFSET, SYSREG_MODE_SIZE
                      mov
                      bfins
541
                                     SYSREG_SR, r2
       mtsr
542 \\ 543
                      sub
                                     pc, -2
SYSREG_SR, r1
                      mtsr
                                    pc, -2
sp, -4
                                                                  /* flush pipeline */
/* Skip r12_orig */
544
                      sub
545 \\ 546
                      sub
                      popm
                                     lr
                                    sp, -4
r0-r12
547
                      sub
                                                                  /* skip SP */
548 \\ 549
                      popm
                      retd
 550
                                    debug_resume_kernel, . - debug_resume_kernel
                      .size
551
552
                                  debug_exit_work, @function
                      .type
553 +
554 +/*end of fixups after reg change */
555 +debug_exit_work:
       +
+
                      /*
 * We must return from Monitor Mode using a retd, and we must
 * not schedule since that involves the D bit in SR getting
 * cleared by something other than the debug hardware. This
 * may cause undefined behaviour according to the Architecture

557
558
       +
 559
       +
+
+
560
561
                       * manual.
562
       + + + + + + +
                      \overset{*}{} So we fix up the return address and status and return to a \ast stub below in Exception mode. From there, we can follow the
563
564
565
                       * normal exception return path.
566
                       *
567
                       * The real return address and status registers are stored on
                       * the stack in the way the exception return path understands,
* so no need to fix anything up there.
568
       +
+
+
569
570
                       */
                                    r8, pc, . - fault_exit_work
sp[REG_PC], r8
r9, 0
r9, hi(SR_EM | SR_GM | MODE_EXCEPTION)
571
       ++
                      sub
572
                      st.w
                     mov
573
       +
574
       +
                      orh
```

```
575 + 576 + 577 + 578 + 579 + 580 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 + 581 
                                                                  st.w
                                                                                                   sp[REG_SR], r9
                                                                  sub
                                                                                                   pc, -2
                                                                  retd
                                                                  .size
                                                                                                   debug_exit_work, . - debug_exit_work

      380 +

      581 +
      .macro II

      582 +
      .type i:

      583 +irq_level\level:

      584 +
      /* Stack:

      585 +
      * sp+0

      586 +
      * sp+4

      587 +
      * sp+4

                                                                  .macro IRQ_LEVEL level
.type irq_level\level, @function
                                                                                                             SR
                                                                                                             PC
                                                                    * sp+8
* sp+12
                LR
                                                                                                             R12
                                                                     * sp+16
                                                                                                             R11
                                                                    * sp+20
                                                                                                             R10
                                                                     * sp+24
                                                                                                             R9
                                                                    * sp+28
*/
                                                                                                             R8
                                                                                                    --sp,r0-lr
                                                                  stmts
                                                                                                sp, 4
r8, sp[REG_PC]
r9, sp[REG_SR]
                                                                  sub
                                                                                                                                                                       /* skip r12_orig */
                                                                  lddsp
                                                                  lddsp
                                                                                                  r11, sp
r12, ∖level
                                                                  mov
                                                                  mov
                                                                  rcall
                                                                                                   do_IRQ
                                                                                                   r4, sp[REG_SR]
r4, r4, SYSREG_M0_OFFSET, 3
r4, MODE_SUPERVISOR >> SYSREG_M0_OFFSET
                                                                  lddsp
                                                                  bfextu
                                                                  cp.w
                 607 + breq 2f
608 + cp.w r4, MO
609 +#ifdef CONFIG_PREEMPT
                                                                                                                    MODE_USER >> SYSREG_MO_OFFSET
1

1f

/* Interrupt was e

get_thread_infor0

ld.w r1, r0[TI_1

mov r2, r1

.9] + andl r2, r1TF_W01

620 + brne fault_exit_w

621 +

622 + /* Exit interrupt han

623 +1:

624 +#ifdef CONFIG_TRACE_IRQFLAGS

625 + rcall trace_hardirqs.

626 +#endif

627 + sub sp, -4

628 + ldmts sp++,r0-J.

629 + rete

630 +

631 +

632 + /*

33 + * In<sup>+</sup>

34 + * '
                 610 +
611 +#else
612 +
                                                                  brne
                                                                                                    3f
                                                                  /* Interrupt was entered from user-mode. */
                                                                                          r1, r0[TI_flags]
r2, r1
r2, _TIF_WORK_MASK, COH
fault_exit_work
                                                                  /* Exit interrupt handling. */
                                                                                               trace_hardirqs_on
                                                                                                                                                                     /* ignore r12_orig */
                                                                    /*
 * Interrupt was entered from supervisor mode. We need to check
 * that this didn't happen while the processor was going to
 * sleep. The power-manager will set the CPU_GOING_TO_SLEEP flag
 * when entering sleep mode. We test that flag, and if it is
 * set, we change the return address of the interrupt to the
 * instruction following the sleep-instruction.
 */
                                +
+
                  638
                                +
                  639
                                                                  get_thread_info r0
ld.w r1, r0[TI_flags]
bld r1, TIF_CPU_GOING_T0_SLEEP
                 643 +#ifdef CONFIG_PREEMPT
644 + brcc 3f
645 +#else
                 645 +#else
646 +
647 +#endif
648 +
649 +
650 +
                                                                  brcc
                                                                                                   1b
                                                                  /*
 * Update the return address so that the sleep-instruction
                  651
                                +
                                                                     * isn't executed.
                 652 \\ 653
                                +
+
+
                                                                    */
                                                                                             r1, pc, . - cpu_idle_skip_sleep
sp[REG_PC], r1
                                                                  sub
                  654
                                                                  stdsp
                                +
+#ifdef CONFIG_PREEMPT
+ /*
                  655
                  656
                  657
                  658 +
                                                                      \ast When interrupts are entered from kernel mode, and preemption
```

```
\begin{array}{c|c} 659 \\ 660 \\ 661 \\ + \end{array} +
                                                                         * is enabled, we need to check whether we should schedule after
* executing the interrupt. This is done in this block of code.
                                                                           */
         \begin{array}{c} 662 \\ 663 \\ 664 \\ + \end{array}
                                                                      get_thread_info r0
ld.w r2, r0[TI_preempt_count]
cp.w r2, 0
         \begin{array}{c} 665 \\ 666 \\ + \\ 667 \\ + \end{array}
                                                                      brne
                                                                                                              1b
                                                                                                             r1, r0[TI_flags]
r1, TIF_NEED_RESCHED
                                                                      ld.w
                                                                      bld
+

1 +

72 +

673 +#endif

674 +

675 +

676 +

677 +

378 +

9 +

+
         \begin{array}{c} 668 \\ 669 \\ 670 \\ + \end{array}
                                                                      brcc
                                                                                                               1b
                                                                                                             r4, sp[REG_SR]
r4, SYSREG_GM_OFFSET
                                                                      lddsp
                                                                      bld
                                                                      brcs
                                                                                                              1b
                                                                                                             preempt_schedule_irq
                                                                      rcall
                                                                      rjmp
                                                                                                             1 b
                                                                      .endm
                                                                    .section .irq.text,"ax",@progbits
                                                                    .global irq_level0
         680 + 681 + 682 + 682 +
                                                                      .global irq_level1
                                                                    .global irq_level2
.global irq_level3
         \begin{array}{c} 683 \\ 683 \\ + \\ 684 \\ + \\ 685 \\ + \end{array}
                                                                     IRQ_LEVEL 0
IRQ_LEVEL 1
IRQ_LEVEL 2
          686
                            +
+
                                                                     IRQ_LEVEL 3
          687

      688
      +
      .section .kprobes.text, "ax", @progbits

      689
      +
      .type enter_monitor_mode, @function

      690
      +enter_monitor_mode:

                                                                 /*
           691
                            +
                                                                      /*
 * We need to enter monitor mode to do a single step. The
 * monitor code will alter the return address so that we
 * return directly to the user instead of returning here.
         692 +
693 +
        693 + 694 + 695 + 696 + 697 + 698 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 + 699 
                                                                         */
                                                                      breakpoint
                                                                                                          breakpoint_failed
                                                                    rjmp
                                                                     .size enter_monitor_mode, . - enter_monitor_mode
          700
                            +
         701 + .type de
702 + .global de
703 +debug_trampoline:
704 + /*
705 + * Save th
                                                                     .type debug_trampoline, @function
.global debug_trampoline
                                                                       * Save the registers on the stack so that the monitor code
         705 + 706 + 707 + 708 + 709 + 710 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 711 + 7111 + 711 + 7111 + 711 + 7111 + 7111 + 7111 + 7111 + 7111 + 7111 + 7111 + 7111 + 
                                                                       * can find them easily.
                                                                      */
                                                                                                          --sp, r0-lr
sp, 4
                                                                  stmts
                                                                    stmts --sp, r0-1r
sub sp, 4 /* s
get_thread_info r0
ld.w r8, r0[TI_rar_saved]
ld.w r9, r0[TI_rsr_saved]
stdsp sp[REG_PC], r8
stdsp sp[REG_SR], r9
                                                                                                                                                                                                /* skip r12_orig */
           712
                            \begin{array}{c} 713 \\ 714 \end{array}
           715
         716
717
                                                                      /*
                                                                       * The monitor code will alter the return address so we don't
                                                                      * return here.
*/
           718
         719
720
                                                                      breakpoint
                                                                    rjmp breakpoint_failed
.size debug_trampoline, . - debug_trampoline
           721
                            +
+
         \begin{array}{c} 722 \\ 723 \end{array}
                            +
         724 + .type break
725 +breakpoint_failed:
726 + /*
                                                                      .type breakpoint_failed, @function
                                                               /*
                                                                         * Something went wrong. Perhaps the debug hardware isn't
           727
                            +
+
+
                                                                    * enabled?
*/
         \begin{array}{c} 728 \\ 729 \end{array}
         lda.w
                                                                                                               r12, msg_breakpoint_failed
                                                                     mov
                                                                                                             r11, sp
r10, 9
                                                                                                                                                                                                /* SIGKILL */
                                                                      mov
                                                                                                                die
                                                                      call
                                                                     rjmp
                                                                                                               1b
         736 +msg_breakpoint_failed:
737 + .asciz "Failed to enter Debug Mode"
738 --
           738
          739 1.6.2.2
```

# D.25 Change HIMEM\_START for AVR32A

```
From 881604261316b978975207e22d919a07924e0927 Mon Sep 17 00:00:00 2001
Message-Id: <881604261316b978975207e22d919a07924e0927.1242388774.git.rangoy@mnops.(none)>
 1
 2
    In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
 \frac{3}{4}
 5
    Date: Fri, 24 Apr 2009 15:21:38 +0200
Subject: [PATCH 25/29] AVR32: Change HIGHMEM_START for AVR32A.
 \frac{6}{7}
 9
    arch/avr32/include/asm/page.h | 6 +++++
1 files changed, 6 insertions(+), 0 deletions(-)
10
11
12
13
    diff --git a/arch/avr32/include/asm/page.h b/arch/avr32/include/asm/page.h
    index ca36368.b69e6c1 100644
--- a/arch/avr32/include/asm/page.h
+++ b/arch/avr32/include/asm/page.h
14
15
16
    /* 00 -106,6 +106,12 00 static inline int get_order(unsigned long size)
/*
17
18
19
       \ast Memory above this physical address will be considered highmem.
20
      */
    +#ifdef CONFIG_SUBARCH_AVR32A
21
\overline{22}
    +#define HIGHMEM_START
                                                           OxfffffffUL
    +#elif CONFIG_SUBARCH_AVR32B
23
    #define HIGHMEM_START
+#else /* CONFIG_SUBARCH_* */
+#error Unknown AVR32 subarch.
+#endif /* CONFIG_SUBARCH_* */
24
                                                           0x2000000UL
25
\frac{1}{26}
27
\overline{28}
20
     #endif /* __ASM_AVR32_PAGE_H */
\frac{20}{30}
31
    1.6.2.2
```

## D.26 New pt\_regs layout for AVR32A

```
1 From 814e2ae4fa15281d76b1ee21e1f565e1880a9698 Mon Sep 17 00:00:00 2001
    From S14e2ae4fa15281d/oblee21e1f555e1880a9698 Mon Sep 17 00:00:00 2001
Message-Id: <814e2ae4fa15281d76b1ee21e1f565e1880a9698.1242388774.git.rangoy@mnops.(none)>
In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
References: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Mon, 27 Apr 2009 14:49:13 +0200
Subject: [PATCH 26/29] AVR32: New pt_regs layout for AVR32A.
 2
 \overline{3}
 4
 5
 6
 7
 9
                                                                                  10
     arch/avr32/include/asm/ptrace.h |
      1 files changed, 79 insertions(+), 0 deletions(-)
11
    diff --git a/arch/avr32/include/asm/ptrace.h b/arch/avr32/include/asm/ptrace.h
index 9e2d44f..043b873 100644
--- a/arch/avr32/include/asm/ptrace.h
+++ b/arch/avr32/include/asm/ptrace.h
00 -61,6 +61,41 00
#define SR_Z_BIT 1
#define SR_C_BIT 0
12
13
14
15
16
17
18
19
20
\overline{21}
\frac{1}{22}
23
     +#ifdef __AVR32_AVR32A__
     +
+/*
24
25
26
27
     + * The SR and PC registers are always saved on interrupts and exceptions
+ * on AVR32A, so we give those the hightest addresses. The order of the
+ * others is defined by the stmts instruction. r0 is stored first, so it
\frac{1}{28}
29
     + * gets the highest address.
+ */
\overline{30}
     +#define REG_R12_ORIG
                                                          0
31
     +#define REG_LR
32
                                                          4
     +#define REG_SP
+#define REG_R12
\overline{33}
                                                          8
34
                                                                         12
     +#define REG_R11
+#define REG_R10
35
                                                                         16
36
                                                                         20
37
     +#define REG_R9
                                                        24
     +#define REG_R8
+#define REG_R7
38
                                                        28
39
                                                        32
40 +#define REG_R6
                                                        36
     +#define REG_R5
+#define REG_R4
41
                                                        40
42
                                                        44
```

```
43 +#define REG_R3
44 +#define REG_R2
45 +#define REG_R1
                                    52
                                    56
 46
    +#define REG_R0
                                    60
 47
    +
 48
    +#define REG_SR
                                    64
 49
    +#define REG_PC
                                    68
 50
    +
    +#define FRAME_SIZE_MIN
 51
 52
    +#define FRAME_SIZE_FULL 72
 53 \\ 54 \\ 55 \\ 56
    +
    +#elif __AVR32_AVR32B__
    +
     /*
 57
       * The order is defined by the stmts instruction. r0 is stored first,
    * so it gets the highest address.
@@ -93,7 +128,45 @@
 \frac{58}{59}
 60
     #define REG_PC
                                      4
 \frac{61}{62}
     #define REG_SR
                                     0
 63
    +#else /* __AVR32_AVR32*__ */
 64
    +#error Unknown AVR32 subarch.
 65
 66
 67
    +#endif /* __AVR32_AVR32*__ */
 68
    +
     #ifndef __ASSEMBLY__
 69
 \begin{array}{c} 70 \\ 71 \\ 72 \\ 73 \\ 74 \\ 75 \\ 76 \\ 77 \\ 78 \\ 79 \\ 80 \end{array}
   +
    +#ifdef __AVR32_AVR32A__
               /* Only saved on system call, and is used to restart system calls. \ast/
               unsigned long r12_orig;
               /* Always saved, but some might be optimized away? */
               unsigned long lr;
unsigned long sp;
 81
82
83
                           long r12;
                           long r11;
                           long r10;
 84
85
86
                           long r9;
                           long r8;
                           long r7;
 87
88
89
90
91
92
                           long r6;
                          long r5;
long r4;
                                 r5;
                           long r3;
               unsigned long r2;
unsigned long r1;
 93
               unsigned long r0;
 \frac{94}{95}
               /* These are automatically saved when an interrupt or exception occurs \ast/
 96
               unsigned long sr;
 97
               unsigned long pc;
 98
 99
    +#elif __AVR32_AVR32B__
100
101
    +
102
     struct pt_regs {
    /* These are always saved */
    unsigned long sr;
@@ -120,6 +193,12 @@ struct pt_regs {
103
104
105
               unsigned long r12_orig;
106
     };
107
108
    +#else /* __AVR32_AVR32*__ */
109
110
    +#error Unknown AVR32 subarch.
111
112
    +#endif /* __AVR32_AVR32*__ */
113
114
    +
     #ifdef __KERNEL__
115
116
117
     #include <asm/ocd.h>
118
119 1.6.2.2
```

#### D.27 UC3A0512ES interrupt bug workaround

```
From e836ea71931e9bb5a4caf6066d59785823bae32b Mon Sep 17 00:00:00 2001
Message-Id: <e836ea71931e9bb5a4caf6066d59785823bae32b.1242388774.git.rangoy@mnops.(none)>
 1
 \overline{2}
    In-Reply-To: <cover.1242388773.git.rangoy@mnops.(none)>
From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <gunnar@rangoy.com>
Date: Thu, 23 Apr 2009 15:04:08 +0200
Subject: [PATCH 27/29] AVR32: UC3A0512ES Interrupt bug workaround
 3
 4
 5
 \mathbf{6}
 \frac{7}{8}
 9
    arch/avr32/include/asm/asm.h | 26 +++++++
arch/avr32/include/asm/irqflags.h | 8 +++++++
2 files changed, 32 insertions(+), 2 deletions(-)
10
                                                                  11
12
\begin{array}{c|c} 13 \\ 14 \end{array}
    diff --git a/arch/avr32/include/asm/asm.h b/arch/avr32/include/asm/asm.h
    index lbadoc5..20f737b 100644
--- a/arch/avr32/include/asm/asm.h
+++ b/arch/avr32/include/asm/asm.h
15
16
17
    @@ -12,8 +12,30 @@
#include <asm/asm-offsets.h>
#include <asm/thread_info.h>
18
19
\frac{10}{20}
21
22
    -#define mask_interrupts
                                                                    ssrf
                                                                                SYSREG_GM_OFFSET
SYSREG_EM_OFFSET
    -#define mask_exceptions
+ .macro mask_interrupts
\overline{23}
                                                                    ssrf
24
    + ssrf SYSREG_GM_OFFSET
+#ifdef CONFIG_CPU_AT32UC3AOXXX
25
\overline{26}
27
    +
+
+
                 /*
                  /*
* Workaround for errata 41.4.5.5:
* "Need two NOPs instruction after instructions masking interrupts"
28
\overline{29}
30
    +
+
+
                  */
31 \\ 32
                 nop
                 nop
33
    +#endif
\frac{34}{35}
    +
                 .endm
    +
36
37
38
    + .macro mask_exceptions
+ ssrf SYSREG_EM_OFFSET
+#ifdef CONFIG_CPU_AT32UC3A0XXX
39
    +
+
                 /*
                  /*

* Workaround for errata 41.4.5.5:

* "Need two NOPs instruction after instructions masking interrupts"
40
\overline{41}
    +
42
    +
+
+
                  */
\substack{43\\44}
                nop
                 nop
    +#endif
+
45
46
                 .endm
47
                                                       csrf
48
     #define unmask_interrupts
                                                                    SYSREG_GM_OFFSET
49
     #define unmask_exceptions
                                                       csrf
                                                                    SYSREG_EM_OFFSET
50
51
    diff -
                git a/arch/avr32/include/asm/irqflags.h b/arch/avr32/include/asm/irqflags.h
    index 93570da..e25fc64 100644
--- a/arch/avr32/include/asm/irqflags.h
52
\overline{53}
54
    +++ b/arch/avr32/include/asm/irqflags.h
55
    00 -33,7 +33,15 00 static inline void raw_local_irq_restore(unsigned long flags)
56
57
      static inline void raw_local_irq_disable(void)
58
\tilde{59}
    +#ifdef CONFIG_CPU_AT32UC3AOXXX
                 /* * Workaround for errata 41.4.5.5:
60
    +
+
61
    +
                  * "Need two NOPs instruction after instructions masking interrupts"
62
63
    +++
                  */
                 asm volatile("ssrf %0; nop; nop" : : "n"(SYSREG_GM_OFFSET) : "memory");
64
65
    +#else
66
                 asm volatile("ssrf %0" : : "n"(SYSREG_GM_OFFSET) : "memory");
67
    +#endif
68
69
\begin{array}{c} 70 \\ 71 \end{array}
     static inline void raw_local_irq_enable(void)
72
    1.6.2.2
```

### D.28 UC3A0xxx support

```
1 commit 45ef6ebbbc75acd8e5aa69ed61023482bfa1b61b
2 Author: Gunnar Rangoy <gunnar@rangoy.com>
3 Date: Thu May 7 13:24:24 2009 +0200
4
```

5|

```
AVR32: UC3A0xxx-support
 \frac{6}{7}
     diff --git a/arch/avr32/Kconfig b/arch/avr32/Kconfig
index e3f6653..631d388 100644
 8
     --- a/arch/avr32/Kconfig
+++ b/arch/avr32/Kconfig
 9
10
11 00 -107,6 +107,13 00 config PLATFORM_AT32AP

12 select AVR32_CACHE

13 select AVR32_UNALIGNED
14
     +config PLATFORM_AT32UC3A
15
     +
16
                  bool
                  select SUBARCH_AVR32A
select PERFORMANCE_COUNTERS
select ARCH_REQUIRE_GPIOLIB
17 \\ 18
     +
+
     +
19
20
     +
+
                  select GENERIC_ALLOCATOR
\overline{21}
\frac{1}{22}
23
     # CPU types
\bar{24}
      #
25
     00 -125,6 +132,11 00 config CPU_AT32AP7002
                   bool
26
\overline{27}
                   select CPU_AT32AP700X
28
20
     +# UC3A0
     + config CPU_AT32UC3A0XXX
+ bool
30
31
\frac{32}{33}
    +
+
                   select PLATFORM_AT32UC3A
34
      choice
     prompt "AVR32 board type"
default BOARD_ATSTK1000
@@ -158,18 +170,22 @@ config L
35
36
37
                                                             LOADER_U_BOOT
38
      endchoice
39
     source "arch/avr32/mach-at32ap/Kconfig"
+source "arch/avr32/mach-at32uc3a/Kconfig"
40
\frac{41}{42}
43
      config LOAD_ADDRESS
                   hex
44
                   default 0x10000000 if LOADER_U_BOOT=y && CPU_AT32AP700X=y
default 0xc8000000 if LOADER_U_BOOT=y && CPU_AT32UC3A0XXX=y
45
46
47
      config ENTRY_ADDRESS
48
49
                   hex
                   default 0x90000000 if LOADER_U_BOOT=y && CPU_AT32AP700X=y
default 0xc8000000 if LOADER_U_BOOT=y && CPU_AT32UC3A0XXX=y
50
\tilde{51}
52
\frac{53}{54}
      config PHYS_OFFSET
                   hex
                   default 0x10000000 if CPU_AT32AP700X=y
default 0xc8000000 if CPU_AT32UC3A0XXX=y
55
\frac{56}{57}
58
      source "kernel/Kconfig.preempt"
59
    60
61
62
63
64
      LDFLAGS_vmlinux
65
                                               += --relax
66
     cpuflags -$(CONFIG_PLATFORM_AT32AP) += -march=ap
+cpuflags -$(CONFIG_PLATFORM_AT32UC3A) += -march=ucr1
67
68
69
      KBUILD_CFLAGS += $(cpuflags-y)
KBUILD_AFLAGS += $(cpuflags-y)
20 -38,6 +39,7 00 KBUILD_AFLAGS += $(cpuflags-y)
70 \\ 71 \\ 72 \\ 73 \\ 74 \\ 75 \\ 76 \\ 77 \\
     00
      CHECKFLAGS
                                 += -D__avr32__ -D__BIG_ENDIAN
     machine -$(CONFIG_PLATFORM_AT32AP) := at32ap
+machine -$(CONFIG_PLATFORM_AT32UC3A) := at32uc3a
machdirs := $(patsubst %,arch/avr32/mach-%/, $(machine-y))
     KBUILD_CPPFLAGS += $(patsubst %,-I$(srctree)/%include,$(machdirs))
diff --git a/arch/avr32/kernel/cpu.c b/arch/avr32/kernel/cpu.c
index e84faff..905a920 100644
--- a/arch/avr32/kernel/cpu.c
\frac{78}{79}
80
81
     --- a/arch/avr32/kernel/cpu.c
+++ b/arch/avr32/kernel/cpu.c
@@ -208,6 +208,7 @@ struct chip_id_map {
82
83
84
85
     static const struct chip_id_map chip_names[] = {
    { .mid = 0x1f, .pn = 0x1e82, .name = "AT32AP700x" },
+    { .mid = 0x1f, .pn = 0x1edc, .name = "AT32UC3A0xxx"
86
87
88 +
                                                                                                                · } .
```

```
#define NR_CHIP_NAMES ARRAY_SIZE(chip_names)
  90
  91
       diff --git a/arch/avr32/mach-at32ap/Kconfig b/arch/avr32/mach-at32uc3a/Kconfig similarity index 52%
  92
  93
 93 similarity index 52%
94 copy from arch/avr32/mach-at32ap/Kconfig
95 copy to arch/avr32/mach-at32uc3a/Kconfig
96 index a7bbcc8..dea8d93 100644
97 --- a/arch/avr32/mach-at32ap/Kconfig
98 +++ b/arch/avr32/mach-at32uc3a/Kconfig
99 @@ -1,13 +1,13 @@
100 -if PLATFORM_AT32AP
101 +if PLATFORM_AT32UC3A
102
103
103 -menu "Atmel AVR32 AP options"
104 +menu "Atmel AVR32 UC3A options"
105
       _ choice
106
                        prompt "AT32AP700x static memory bus width"
107
                        depends on CPU_AT32AP700X static memory bus width"
default AP700X_16_BIT_SMC
prompt "AT32UC3A0XXX static memory bus width"
depends on CPU_AT32UC3A0XXX
       -
108
       _
109
\begin{array}{c|c} 110 + \\ 111 + \end{array}
112
       +
                        default UC3A0XXX_16_BIT_SMC
                        help
Define the width of the AP7000 external static memory interface.
Define the width of the UC3A external static memory interface.
This is used to determine how to mangle the address and/or data
when doing little-endian port access.
113
114
       +
115
116
117
118
11900 -15,17 +15,14 00 choice120width for all chip selects, excluding the flash (which is using121raw access and is thus not affected by any of this.)
122
       -config AP700X_32_BIT_SMC
- bool "32 bit"
123
       2
124
125
       -config AP700X_16_BIT_SMC
+config UC3A0XXX_16_BIT_SMC
bool "16 bit"
126
127
128
129
130-configAP700X_8_BIT_SMC131+configUC3A0XXX_8_BIT_SMC132bool"8 bit"
133
134
         endchoice
135
136
         endmenu
137
137
138 -endif # PLATFORM_AT32AP
139 +endif # PLATFORM_AT32UC3A
140 diff --git a/arch/avr32/mach-at32uc3a/Makefile b/arch/avr32/mach-at32uc3a/Makefile
141 new file mode 100644
142
       index 0000000..0bf3edc
       --- /dev/null
+++ b/arch/avr32/mach-at32uc3a/Makefile
143
144
145 @@ -0,0 +1,9 @@

      146
      +obj-y
      += pdca.o clock.o intc.o extint.o gpio.o hsmc.o

      147
      +obj-y
      += hmatrix.o

      148
      +obj-$(CONFIG_CPU_AT32UC3A0XXX) += at32uc3a0xxx.o pm-at32uc3a0xxx.o

      149
      +obj-$(CONFIG_CPU_FREQ_AT32UC3A0) += cpufreq.o

      150
      +obj-$(CONFIG_PM) += pm.o

       +
151
152 +ifeq ($(CONFIG_PM_DEBUG),y)
153 +CFLAGS_pm.o += -DDEBUG
154
       +endif
155 diff --git a/arch/avr32/mach-at32uc3a/at32uc3a0xxx.c b/arch/avr32/mach-at32uc3a/at32uc3a0xxx.c 156 new file mode 100644
       index 1000000..f7610f1
--- /dev/null
+++ b/arch/avr32/mach-at32uc3a/at32uc3a0xxx.c
157
158
159
160 @ -0,0 +1,1453 @

161 +/*

162 + * Copyright (C) 2005-2006 Atmel Corporation
       + * Copyright (C) 2005-2006 Atmel Corporation
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
163
164
165
166
167
168 +#include <linux/clk.h>
169 +#include <linux/delay.h>
170 +#include <linux/dw_dmac.h>
171 +#include <linux/fb.h>
172 +#include <linux/init.h>
```

```
173 +#include <linux/platform_device.h>
174 +#include <linux/dma-mapping.h>
175 +#include <linux/gpio.h>
               +#include <linux/spi/spi.h>
+#include <linux/usb/atmel_usba_udc.h>
    176
    177
    178
   179 +#include <asm/atmel-mci.h>
180 +#include <asm/io.h>
181 +#include <asm/irq.h>
    182
                +
               +#include <mach/at32uc3a0xxx.h>
+#include <mach/board.h>
+#include <mach/board.h>
+#include <mach/hmatrix.h>
+#include <mach/portmux.h>
+#include <mach/sram.h>

   183
    184
    185
    186
    187
   188
                +
  189 +#include "clock.h'
190 +#include "gpio.h"
191 +#include "pm.h"
   192
                 +
  192 +

193 +#define MEMRANGE(base,size)

194 + {

195 + .start

196 + .end

197 + .end
                                                                                                                                                                                                                                   \
                                                                                                                                      = base,
- base + size - 1,
                                                                                                                                                                                                                                   \
                                                                                                                                      = base + size - 1,
= IORESOURCE_MEM,
  190 + 197 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 + 198 
                                                                            .flags
                                                                                                                                                                                                                                   \
                                     }
               +#define PBMEM(base)
+ {
+ .sta:
    199
   200
    201
                                                                                                                                      = base,
= base + 0x3ff
                                                                            .start
  202 + 203 + 203 + 204 +
                                                                           .end
                                                                                                                                      = IORESOURCE_MEM,
                                                                           .flags
                                          }
                +#define IRQ(num)
+ {
+
    205
   206
   207
                                                                                                                                      = num,
                                                                            .start
    208
                +
                                                                           .end
                                                                                                                                        = num,
                                                                                                                                       = IORESOURCE_IRQ,
  209 \\ 210
                +
+
                                                                           .flags
                                           }
                +#define NAMED_IRQ(num, _name)
+ {
   211
  212
                213
                                                                           .start
                                                                                                                                      = num.
   214
                                                                                                                                      = num,
                                                                           .end
                                                                            .name
  \frac{215}{216}
                                                                                                                                      = _name,
= IORESOURCE IRQ,
                                                                            .flags
   217
                                             }
  218
  210 +/* REVISIT these assume *every* device supports DMA, but several 220 + * don't ... tc, smc, pio, rtc, watchdog, pwm, ps2, and more. 221 + */
 221 + */
222 +#define DEFINE_DEV(_name, _id)
223 +static u64 _name##_id##_dma_mask = DMA_32BIT_MASK;
224 +static struct platform_device _name##_id##_device = {
225 + .name = #_name,
226 + .id = _id,
227 + .dev = {
228 + .dma_mask = &_name##_id##_dma_mask,
229 + .coherent_dma_mask = DMA_32BIT_MASK,
230 + }.
.resource = _name##_id##_resource,
.num_resources = ARRAY_SIZE(_name##_id##_resource),
  241
242
                                                                        .platform_data = &_name##_id##_data,
.coherent_dma_mask = DMA_32BIT_MASK,
                +
+
+
    243
                                            },
             244
   245
    246
   2/17
   248
   249
   250 +
  250 +
251 +#define DEV_CLK(_name, devname, bus, _index)
252 +static struct clk devname##_##_name = {
                                                                                                                                                                                                                                                                 \
   253
                                                                                                                                                                                                                                                                  ١
   254
                                                                                                                                                                                                                                                                 \
                                                                                                      = &devname,"_dev1
= &bus##_clk,
= bus##_clk_mode,
                                             .parent
   255
                                                                                                                                                                                                                                                                 \
\
\
   256
                +
                                              .mode
```

```
\begin{array}{c|c} 257 & + \\ 258 & + \\ 259 & + \end{array}
                   .get_rate
                                             = bus##_clk_get_rate,
                                                                                                                /
                   .index
                                             = _index,
260 +
261 +static DEFINE_SPINLOCK(pm_lock);
262 +
263 +static struct clk osc0;
264 +static struct clk osc1;
265 +
200 +
266 + static unsigned long osc_get_rate(struct clk *clk)
267 +{
268 + return at32_board_osc_rates[clk->index];
269 +}
270 +
270 +
271 +static unsigned long pll_get_rate(struct clk *clk, unsigned long control)
272 +{
273 + unsigned long div, mul, rate;
274 +
277 - unsigned long div, mul, rate;
                   div = PM_BFEXT(PLLDIV, control) + 1;
mul = PM_BFEXT(PLLMUL, control) + 1;
275
      +
+
+
276
277
     278
279
280
281
282
283
284
285
unsigned long mul;
unsigned long mul_best_fit = 0;
                   unsigned long div;
unsigned long div_min;
unsigned long div_max;
                                 long div_best_fit = 0;
long base;
                   unsigned
                   unsigned
                                 long pll_in;
                   unsigned
                   unsigned long actual = 0;
unsigned long rate_error;
unsigned long rate_error_prev = ~OUL;
                   u32 ctrl;
                   ctrl = PM_BF(PLLOPT, 4);
base = clk->parent->get_rate(clk->parent);
                   /* PLL input frequency must be between 6 MHz and 32 MHz. */
div_min = DIV_ROUND_UP(base, 32000000UL);
div_max = base / 6000000UL;
                   if (div_max < div_min)
                                return -EINVAL;
                   for (div = div_min; div <= div_max; div++) {
    pll_in = (base + div / 2) / div;
    mul = (rate + pll_in / 2) / pll_in;</pre>
                                if (mul == 0)
                                             continue;
                                actual = pll_in * mul;
                                rate_error = abs(actual - rate);
                                if (rate_error < rate_error_prev) {
    mul_best_fit = mul;
    div_best_fit = div;</pre>
                                              rate_error_prev = rate_error;
                                }
                                if (rate_error == 0)
                                              break:
                   }
                   if (div_best_fit == 0)
        return -EINVAL;
      ++
337
                   ctrl |= PM_BF(PLLMUL, mul_best_fit - 1);
ctrl |= PM_BF(PLLDIV, div_best_fit - 1);
ctrl |= PM_BF(PLLCOUNT, 16);
338
339
340
      +
```

```
if (clk->parent == &osc1)
                                                                               ctrl |= PM_BIT(PLLOSC);
                                                *pll_ctrl = ctrl;
                                                return actual;
  349 +
350 +static unsigned long pll0_get_rate(struct clk *clk)
351 +{
352 + u32 control;
353 +
354 + control = pm_readl(PLL0);
355 +
356 + return pll_get_rate(clk, control);
357 +}
358 +
359 +static void pll1 mode(struct clk *clk, int enabled)
356 + return pll_get_rate(clk, control);
357 +;
358 +
359 +static void pll1_mode(struct clk *clk, int enabled)
360 +{
361 + unsigned long timeout;
362 + u32 status;
363 + u32 ctrl;
364 + ctrl = pm_readl(PLL1);
366 +
367 + if (enabled) {
368 + if (!PM_BFEXT(PLLMUL, ctrl) && !PM_BF
369 + return;
371 + return;
372 + ;
373 + ;
374 + ctrl |= PM_BIT(PLLEN);
375 + pm_writel(PLL1, ctrl);
376 + /* Wait for PLL lock. */
377 + /* Wait for PLL lock. */
378 + for (timeout = nono; timeout; timeou
379 + status = pm_readl(ISR);
380 + if (!status & PM_BIT(LOCK1))
381 + j
384 + ;
385 + if (!(status & PM_BIT(LOCK1)))
386 + printk(KERN_ERR "clk %s: time
387 + ctrl &= -PM_BIT(PLLEN);
386 + ctrl &= -PM_BIT(PLLEN);
386 + jm_writel(PLL1, ctrl);
387 + jelse {
388 + } else {
399 + control = pm_readl(PLL1);
390 + jm_writel(PLL1, ctrl);
391 + ;
392 +;
393 + control = pm_readl(PLL1);
395 +{
396 + u32 control;
397 +
398 + control = pm_readl(PLL1);
399 + control = pm_readl(PLL1);
400 + return pll_get_rate(clk, control);
401 +;
403 +static long pll1_set_rate(struct clk *clk, unsigned
404 +{
403 +static long pll1_set_rate(struct clk *clk, unsigned
405 + u32 ctrl = 0;
                                                                               if (!PM_BFEXT(PLLMUL, ctrl) && !PM_BFEXT(PLLDIV, ctrl)) {
    pr_debug("clk %s: failed to enable, rate not set\n",
                                                                              /* Wait for PLL lock. */
for (timeout = 10000; timeout; timeout--) {
    status = pm_readl(ISR);
    if (status & PM_BIT(LOCK1))
        break;
}
                                                                               402 +
403 +static long pll1_set_rate(struct clk *clk, unsigned long rate, int apply)
404 +{
405 + u32 ctrl = 0;
406 + unsigned long actual_rate;
407 +
408 + actual_rate = pll_set_rate(clk, rate, &ctrl);
409 +
410 + if (apply) {
411 + if (actual_rate != rate)
412 + return -EINVAL;
413 + if (clk->users > 0)
414 + return -EBUSY;
415 + pr_debug(KERN_INF0 "clk %s: new rate %lu (actual rate %lu)"
416 + clk->name, rate, actual_rate);
417 + pm_writel(PLL1, ctrl);
418 + }
                                                                               pr_debug(KERN_INFO "clk %s: new rate %lu (actual rate %lu)\n",
   418
                 +
+
+
                                                3
   419
   420
                                                return actual_rate;
                +}
+
   421
   422
   422 +static int pll1_set_parent(struct clk *clk, struct clk *parent)
424 +{
```

```
\begin{array}{c|c} 425 & + \\ 426 & + \\ 427 & + \end{array}
                                              u32 ctrl;
                                              if (clk->users > 0)
  \begin{array}{r} 428 \\ 429 \\ + \\ 430 \\ + \\ 431 \\ + \\ 432 \\ + \\ 433 \\ + \\ 433 \\ + \\ 435 \\ + \\ 436 \\ + \\ 437 \\ + \\ 438 \\ + \\ 439 \\ + \end{array}
                                                                           return -EBUSY;
                                              ctrl = pm_readl(PLL1);
WARN_ON(ctrl & PM_BIT(PLLEN));
                                              if (parent == &osc0)
                                              else
                                                                           return -EINVAL;
pm_writel(PLL1, ctrl);
                                              clk->parent = parent;
                                             return 0:
  445 +
446 +/*
446 +/*
447 + * The AT32UC3A0512 has six primary clock sources: One 32kHz oscillator,
448 + * one, external slow-clock, two crystal oscillators and two PLLs.
449 + */
450 +static struct clk osc32k = {
551 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 552 + 55
   451 +
                                                                                             = "osc32k",
= osc_get_rate,
                                           .name
  452 +
453 +
                                              .get_rate
                                                                                                            =
 453 +
454 + .index
455 +};
456 +static struct clk osc0 = {
457 + .name = "osc0",
- 1
                                              .users
                                                                                                                 1,
   460 +
                                             .index
                                                                                                          = 1,
 = pll1_mode,
= pll1_get_rate,
= pll1_set_rate,
= pll1_set_parent,
   475
                +
                                             .get_rate
  \begin{array}{c} 476 \\ 477 \\ 477 \\ 478 \\ + \end{array}
                                            .set_rate
                                             .set_parent
                                                                                                          = &osc0,
                                             .parent
  479 +};
480 +
  480 +
481 +/*
481 +/*
482 + * The main clock can be either osc0 or pll0. The boot loader may
483 + * have chosen one for us, so we don't really know which one until we
484 + * have a look at the SM.
485 + */
486 +static struct clk *main_clock;
487 +
  480 +static struct Clk *main_clock;
487 +
488 +/*
488 +/*
489 + * Synchronous clocks are generated from the main clock. The clocks
490 + * must satisfy the constraint
491 + * fCPU >= fHSB >= fPB
492 + * i.e. each clock must not be faster than its parent.
493 + */
  493 + */
494 +static unsigned long bus_clk_get_rate(struct clk *clk, unsigned int shift)
495 +{
  496 +
497 +};
498 +
                                              return main_clock->get_rate(main_clock) >> shift;
  498 +
499 +
499 +
static void cpu_clk_mode(struct clk *clk, int enabled)
500 +{
501 +
    unsigned long flags;
502 +
    u32 mask;
503 +
504 +
    spin_lock_irqsave(&pm_lock, flags);
505 +
    most = pm_roadl(CDU_MASK);

                                             mask = pm_readl(CPU_MASK);
if (enabled)
                +
+
   505
   506
   507
                                                                         mask |= 1 << clk->index;
  508 +
                                              else
```

```
mask &= ~(1 << clk->index);
pm_writel(CPU_MASK, mask);
 \begin{array}{c|c} 509 \\ 510 \\ 511 \\ + \end{array}
                                       spin_unlock_irqrestore(&pm_lock, flags);
 511 + spin_unlock_irqrestore(&pm_lock, flags);
512 +}
513 +
514 +static unsigned long cpu_clk_get_rate(struct clk *clk)
515 +{
516 + unsigned long cksel, shift = 0;
517 +
518 + skapl__ n = ne modl(CKEEL);

                                      518
          t cksel = pm_readl(CKSEL);
if (cksel & PM_BIT(CPUDIV))
shift = PM_BFEXT(CPUSEL, cksel) + 1;
t return bus_clk_get_rate(clk, shift);
t;
t unsigned long parent_rate, child_div, actual_rate, div;
t control = pm_readl(CKSEL);
t if (control & PM_BIT(HSBDIV))
t child_div = 1 << (PM_BFEXT(HSBSEL, control) + 1);
else
t if (rate > 3 * (parent_rate / 4) || child_div == 1) {
    actual_rate = parent_rate;
t control & - PM_BIT(CPUDIV);
} else {
t unsigned int cpusel;
div = (parent_rate + rate / 2) / rate;
div = (parent_rate + rate / 2) / rate;
div = child_div;
control = PM_BIT(CPUDIV) | PM_BFINS(CPUSEL, cpusel, control);
actual_rate = parent_rate / (1 << (cpusel + 1));
t clk->name, rate, actual_rate);
t if (apply)
pm_writel(CKSEL, control);
t return actual_rate;
t}
t unsigned long flags:
             +
+
+
 519
  520
 521 \\ 522
  523
  524
 525
  526
 527 \\ 528
  529
 530 \\ 531
  532
 533 \\ 534
  535
 \begin{array}{c} 536 \\ 537 \end{array}
  538
 \begin{array}{c} 539 \\ 540 \end{array}
  541
 542 \\ 543
  544
 545 \\ 546
  547
 \frac{548}{549}
  550
 551 \\ 552
  553
  554
  555
  556
  557
  558
  559
559 +
559 +
560 +static void hsb_clk_mode(struct clk *clk, int enabled)
561 +{
562 + unsigned long flags;
563 + u32 mask;
564 +
565 + spin_lock_irqsave(&pm_lock, flags);
566 + mask = pm_readl(HSB_MASK);
567 + if (enabled)
568 + mask |= 1 << clk->index;
569 + else
570 + mask &= ~(1 << clk->index);
571 + pm writel(HSB_MASK.mask):
                                       mask &= ~(1 << clk->index);
pm_writel(HSB_MASK, mask);
spin_unlock_irqrestore(&pm_lock, flags);
 571 + 572 + 573 + \}
 574 +
575 +static unsigned long hsb_clk_get_rate(struct clk *clk)
576 +{
             +
+
                                       unsigned long cksel, shift = 0;
  577
 \begin{array}{c} 578 \\ 579 \end{array}
                                      +
  580
             +
+
\begin{array}{c} 32 \\ 583 \\ 584 \\ 584 \\ + \\ 585 \\ + \\ 86 \\ + \\ 7 \end{array}
  581
                                       return bus_clk_get_rate(clk, shift);
 586 +static void pba_clk_mode(struct clk *clk, int enabled)
587 +{
588 + unsigned long flags;
             +
+
  589
                                       u32 mask;
  590
  591
                                      spin_lock_irqsave(&pm_lock, flags);
             +
 592
                                       mask = pm_readl(PBA_MASK);
```

```
593 +
                                                               if (enabled)
                                                                                                        mask |= 1 << clk->index;
  594
                     +
+
   595
                                                                else
  596 + 597 + 598 +
                                                               mask &= ~(1 << clk->index);
pm_writel(PBA_MASK, mask);
spin_unlock_irqrestore(&pm_lock, flags);
  598 + spin_unlock_irqrestore(&pm_lock, flags);
599 +}
600 +
600 +
601 +static unsigned long pba_clk_get_rate(struct clk *clk)
602 +{
603 + unsigned long cksel, shift = 0;
604 +
605 + cksel = re readl(CKEEL);

  604 + 605 + 606 + 607 + 608 + 609 + 609 + 609 + 609 + 609 + 609 + 609 + 609 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 + 6009 +
                                                              return bus_clk_get_rate(clk, shift);
609 + return bus_clk_get_rate(clk, shift);
610 +}
611 +
612 +static void pbb_clk_mode(struct clk *clk, int enabled)
613 +{
614 + unsigned long flags;
615 + u32 mask;
616 +
617 + cpin_lock_irecove(%pm_lock_flags);
                                                               spin_lock_irqsave(&pm_lock, flags);
mask = pm_readl(PBB_MASK);
if (enabled)
   617
                     +
+
+
  618
   619
 619 + 620 + 621 + 622 + 623 + 624 + 624 + 624 + 625 + 624 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 + 625 
                                                                                                     mask |= 1 << clk->index;
                                                                else
                                                               mask &= ~(1 << clk->index);
pm_writel(PBB_MASK, mask);
spin_unlock_irqrestore(&pm_lock, flags);
  024 + spin_unlock_irqrestore(&pm_lock, flags);
625 +}
626 +
627 +static unsigned long pbb_clk_get_rate(struct clk *clk)
628 +{
629 + unsigned long cksel, shift = 0;
630 +
    631
                                                                cksel = pm_readl(CKSEL);
                     +
+
+
                                                              632
633
                                                               return bus_clk_get_rate(clk, shift);
  638+static struct clk cpu_clk = {639+.name= "cpu",640+.get_rate= cpu_clk_get_rate,
                     +
+
                                                                                                                                                    = cpu_clk_set_rate,
  641
                                                                .set_rate
                     +
                                                                                                                                                    = 1,
642 + .users = 1, - -

643 +};

644 +static struct clk hsb_clk = {

645 + .name = "hsb",

646 + .parent = &cpu_clk,

647 + .get_rate = hsb_clk_g;

648 +};

649 +static struct clk pba_clk = {

650 + .name = "pba",

651 + .parent = &hsb_clk,

652 + .mode = hsb_clk_m;

653 + .get_rate = pba_clk_g;

654 + .users = 1,

655 + .index = 1,
  642
                                                               .users
                                                                                                                                                   = hsb_clk_get_rate,
                                                                                                                                                   = "pba",
= &hsb_clk,
= hsb_clk_mode,
                                                                                                                                                  = pba_clk_get_rate,
= 1,
  655 + .index = 1,
656 +};
657 +static struct clk pbb_clk = {
                                                                                                                     ++++
                                                           .name
   658
   659
                                                               .parent
                     +
  660
                                                               .mode
  \begin{array}{c} 661 \\ 662 \\ 663 \\ + \end{array}
                                                              .get_rate
                                                                                                                                                = pbb_clk_get_rate,
                                                               .users
                                                                                                                                                    = î,
                                                                                                                                                    = 2,
                                                               .index
  664 +};
665 +
  666 +/* -----
667 + * Generic Clock operations
668 + * -----
                                                                                                                                                                             */
   669
  6009 +
670 +static void genclk_mode(struct clk *clk, int enabled)
671 +{
672 + u32 control;
673 +
674 + control = pm_readl(GCCTRL(clk->index));
                                                               control = pm_readl(GCCTRL(clk->index));
if (enabled)
   675
   676 +
                                                                                                         control |= PM_BIT(CEN);
```

```
\begin{array}{c|c} 677 + \\ 678 + \\ 679 + \end{array}
                         else
                                     control &= ~PM_BIT(CEN);
                         pm_writel(GCCTRL(clk->index), control);
       679 + pm_writel(GCCIRL(cIR->index), control);
680 +}
681 +
682 +static unsigned long genclk_get_rate(struct clk *clk)
683 +{
684 + u32 control;
685 + unsigned long div = 1;
686 +
       685 + unsigned long div = 1;
686 +
687 + control = pm_readl(GCCTRL(clk->index));
688 + if (control & PM_BIT(DIVEN))
689 + div = 2 * (PM_BFEXT(DIV, control) + 1);
690 +
691 + return clk->parent->get_rate(clk->parent) / div;
692 +}
693 +
694 +static long genclk_set_rate(struct clk *clk, unsigned long rate, int apply)
695 +{
696 + u32 control;
697 + unsigned long parent_rate, actual_rate, div;
698 +
div = (parent_rate + rate) / (2 * rate) - 1;
control = PM_BFINS(DIV, div, control) | PM_BIT(DIVEN);
actual_rate = parent_rate / (2 * (div + 1));
                         dev_dbg(clk->dev, "clk %s: new parent %s (was %s)\n",
      ++
        757
                                     parent = (control & PM_BIT(PLLSEL)) ? &pll0 : &osc0;
        758
        759
        760
             +
                         clk->parent = parent;
```

```
\begin{array}{c|c} 761 & + \\ 762 & + \end{array}
              +/*
  763
                                                                                                                                         _____
 765 + * System peripherals
765 + * -----
                                                                                                                                                                                                                 ----- */
 766
              +static struct resource at32_pm0_resource[] = {
                                       /* Note that the PM has a size of at least 0x208. However, the
 * RTC, WDT and EIC are embedded in this structure, so we set
 * the size to 0x100 to avoid overlap.
 767 +
              +
 768
  769 +
 770 + 771 + 772 + 772 + 772
                                                */
                                            MEMRANGE (Oxffff0c00, 0x100),
                                            IRQ(1),
 773 +;
773 +;
774 +
775 +static struct resource at32uc3a0xxx_rtc0_resource[] = {
776 + MEMRANGE(0xffff0d00, 0x24),
777 + IRQ(1),
777 +
778 +};
779 +
780 +static struct resource at32_wdt0_resource[] = {
781 + MEMRANGE(0xffff0d30, 0x8),
 784 +static struct resource at32_eic0_resource[] = {
785 + MEMRANGE(0xffff0d80, 0x3c),
 785 +
786 +
                                            IRQ(1),
786 + IRW(1),
787 +};
788 +
789 +DEFINE_DEV(at32_pm, 0);
790 +DEFINE_DEV(at32uc3a0xxx_rtc, 0);
791 +DEFINE_DEV(at32_wdt, 0);
792 +DEFINE_DEV(at32_eic, 0);
702 +
  793
793 +
794 +/*
795 + * Peripheral clock for PM, RTC and EIC. PM will ensure that this
796 + * is always running.
797 + */
798 +static struct clk at32_pm_pclk = {
799 + .name = "pclk",
- ****32_pm0_device.dev,
                                    800 +
801 +
 801 +
802 +
803 +
804 +
805 +
806 +};
807 +
                                                                                                     pba_clk_get_rate,
= 1,
- 2
                                           .get_rate
                                           .users
.index
                                                                                                        = 3.
 808 + static struct resource intc0_resource[] = {
809 + PBMEM(0xffff0800),
810 +};
810 +};
811 +struct platform_device at32_intc0_device = {
812 + .name = "intc",
813 + .id = 0,
814 + .resource = intc0_resource,
815 + .num_resources = ARRAY_SIZE(intc0_resource),
916 |.].

      818 +

      819 +

      820 +

      .name

      = "ebi",

      821 +

      .parent

      = &hsb_clk,

      822 +

      .mode

      = hsb_clk_mode,

 823 +
824 +
825 +};
                                          .get_rate
                                                                                                     = hsb_clk_get_rate,
                                            .users
                                                                                                        = 6.
 826 + Static struct clk sdramc_clk = {
827 + .name = "sdramc_
                                .name
                                                                              = "sdramc_clk",
                                                                                                    = "Suramo_or_"
= &pbb_clk,
= pbb_clk_mode,
= pbb_clk_get_rate,
= 1,
              +
                                           .parent
 828
 829 + 830 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 + 831 
                                            .mode
                                          .get_rate
                                           .users
 832 +
833 +};
834 +
                                                                                                        = 5,
                                            .index
834 +
835 +static struct resource smc0_resource[] = {
836 + PBMEM(0xfffe1c00),
837 +};
838 +DEFINE_DEV(smc, 0);
839 +static struct clk smc0_pclk = {
840 + .name = "pclk",
841 + .dev = &smc0_device.dev,
842 + .name = #pbb_clk
 841 +
842 +
                                                                                                      = &pbb_clk,
= pbb_clk_mode,
                                         .parent
.mode
 843
              +
                                            .get_rate
 844 +
                                                                                                       = pbb_clk_get_rate,
```

```
845 + .users = 1,

846 + .index = 4,

847 +};

848 +static struct clk smc0_mck = {

849 + .name = "mck"

850 + .dev = &smc0

551 + .dev = &smc0
              .name = "mck",
.dev = &smc0_device.dev,
.parent = &hsb_clk,
 851 +
852 +
853 +
                    .mode
.get_rate
                                               = hsb_clk_mode,
853 +

854 + .users

855 + .index = 6,

856 +};

857 +

858 +static struct platform_device pdca_device = {

.name = "pdca",

... = 0,
                                                = hsb_clk_get_rate,
       +DEV_CLK(pclk, pdca, pba, 2);
 863 +
864 +/* -----
       + * HMATRIX
 865
 866 + * -----
867 +
                         ----- */
       +struct clk at32_hmatrix_clk = {
 868
              .name = "hmatrix_clk",
.parent = &pbb_clk,
.mode = pbb_clk_mode,
.get_rate = pbb_clk_get_rate,
.index = 0,
.users = 1,
 869 +
870 +
       +
 871
871 + .mode = pbb_clk_mode,
872 + .get_rate = pbb_clk_get_rate,
873 + .index = 0,
874 + .users = 1,
875 +};
876 +
877 +/*
878 + * Set bits in the HMATRIX Special Function Register (SFR) used by the
879 + * External Bus Interface (EBI). This can be used to enable special
880 + * features like CompactFlash support, NAND Flash support, etc. on
881 + * certain chipselects.
882 + */
883 + static inline void set ebi sfr bits(u32 mask)
 883 +static inline void set_ebi_sfr_bits(u32 mask)
884 +{
885 + hmatrix_sfr_set_bits(HMATRIX_SLAVE_EBI
                    hmatrix_sfr_set_bits(HMATRIX_SLAVE_EBI, mask);
 886 +}
887 +
 888 +/* -----
889 + * Timer/Counter (TC)
890 + * -----
                                                      _____
                                               ----- */
       +
 891
 892 + static struct resource at32_tc0_resource[] = {
893 + PBMEM(0xffff3800),
894 + IRQ(14),

      894
      +
      ing(1,1)

      895
      +);
      896

      896
      +static struct platform_device at32_tc0_device = {

      897
      +
      .name

      898
      +
      .id
      = 0,

      100
      =
      at32_tc0_resource,

                    .resource = at32_tc0_resource,
.num_resources = ARRAY_SIZE(at32_tc0_resource),
       +
 900
 901 +);
902 +DEV_CLK(t0_clk, at32_tc0, pbb, 3);
903 +
 ----- */
 907
       +
 908 +static struct resource at32_ocd0_resource[] = {
909 +};
 910 +static struct platform_device at32_ocd0_device = {
911 + .name = "atmel_ocd",
912 + .id = 0,
                    .resource = at32_ocd0_resource,
.num_resources = ARRAY_SIZE(at32_ocd0_resource),
 913 +
914 +
915 +};
915 +};
916 +struct clk at32_ocd0_clk = {
917 + .name = "at32_ocd0_clk",
918 + .parent = &cpu_clk,
919 + .mode = cpu_clk_mode,
920 + .get_rate = cpu_clk_get_rate
921 + .index = 1,
922 + .users = 1,
923 +};
924 +
925 +
926 +/*
                                       cpu_clk,
= cpu_clk_mode,
= cpu_clk_get_rate,
= 1,
- 1
 926 +/*
                                                                      _____
 927
       + * GPIO
       + * --
                                    ----- */
 928
```

```
929 + static struct resource gpio0_resource[] = {
930 + MEMRANGE(0xffff1000, 0x100),
       +
+
  931
                     IRQ(2),
 932 +};
933 +DEFINE_DEV(gpio, 0);
934 +DEV_CLK(mck, gpio0, pba, 1);
 935 +
       +static struct resource gpio1_resource[] = {
+ MEMRANGE(0xffff1100, 0x100),
 936
  937
 938 + IRQ(2),

939 +};

940 +DEFINE_DEV(gpio, 1);

941 +DEV_CLK(mck, gpio1, pba, 1);

942 +
 943 + static struct resource gpio2_resource[] = {
944 + MEMRANGE(0xffff1200, 0x100),
 944 +
945 +
                    IRQ(2),
 945 +
946 +;
947 +DEFINE_DEV(gpio, 2);
948 +DEV_CLK(mck, gpio2, pba, 1);
       +
 950 +static struct resource gpio3_resource[] = {
951 + MEMRANGE(0xffff1300, 0x100),
952 + IRQ(2),
 953 +};
954 +DEFINE_DEV(gpio, 3);
955 +DEV_CLK(mck, gpio3, pba, 1);
 956 +
957 +void __init at32_add_system_devices(void)
 958 +{
959 +
960 +
                    platform_device_register(&at32_pm0_device);
platform_device_register(&at32_intc0_device);
platform_device_register(&at32uc3a0xxx_rtc0_device);
  961
       platform_device_register(&at32_wdt0_device);
platform_device_register(&at32_eic0_device);
platform_device_register(&smc0_device);
 962
 963
  964
                    platform_device_register(&pdca_device);
platform_device_register(&at32_ocd0_device);
 965
 966
  967
 968
                     platform_device_register(&at32_tc0_device);
 969
  970
                     platform_device_register(&gpio0_device);
                    platform_device_register(&gpio1_device);
platform_device_register(&gpio2_device);
platform_device_register(&gpio3_device);
 971 \\ 972
       +
+
+
  973
 974 +}
975 +
976 +
 977 +/* -----
978 + * USART
                                                                                               _____
                  _____
 979 + * ---
                          ----- */
 980 +
 981
       +static struct atmel_uart_data atmel_usart0_data = {
+ .use_dma_tx = 1,
                                          = 1,
= 1,
 982 +
983 +
                    .use_dma_rx
 984 +};
       +, static struct resource atmel_usart0_resource[] = {
+ PBMEM(0xffff1400),
  985
 986
       +
 987
                    IRQ(5),
 988 +};
988 +};
989 +DEFINE_DEV_DATA(atmel_usart, 0);
990 +DEV_CLK(usart, atmel_usart0, pba, 8);
 992 +static struct atmel_uart_data atmel_usart1_data = {
993 + .use_dma_tx = 1,
                    .use_dma_tx
.use_dma_rx
 994 + .use_dma_rx = 1,
995 +};
996 +static struct resource atmel_usart1_resource[] = {
 997
       +
+
                   PBMEM(0xffff1800),
 998
                    IRQ(6),
       +};
 999
1000 +DEFINE_DEV_DATA(atmel_usart, 1);
1001 +DEV_CLK(usart, atmel_usart1, pba, 9);
1002
1003 +static struct atmel_uart_data atmel_usart2_data = {
1004 + .use_dma_tx = 1,
                    .use_dma_tx
.use_dma_rx
                                           = 1,
= 1,
1005 +
1006 +};
1006 +};
1007 +static struct resource atmel_usart2_resource[] = {
1008 + PBMEM(0xffff1c00),

1009 + IRQ(7),

1010 +};

1011 +DEFINE_DEV_DATA(atmel_usart, 2);

1012 +DEV_CLK(usart, atmel_usart2, pba, 10);
```

### D.28. UC3A0XXX SUPPORT

```
= 1,
1016 + .use_dma_rx = 1,
1017 +};
1018 +static struct resource atmel_usart3_resource[] = {
                                 PBMEM(0xffff2000),
1019 +
1020 +
                                IRQ(8),
 1021 +};
1022 +DEFINE_DEV_DATA(atmel_usart, 3);
1023 +DEV_CLK(usart, atmel_usart3, pba, 11);
1024 +
1025 +static inline void configure_usart0_pins(void)
1026 +{
1027 + select_peripheral(PA(0), PERIPH_A, 0);
                                 select_peripheral(PA(0), PERIPH_A, 0); /* RXD */
select_peripheral(PA(1), PERIPH_A, 0); /* TXD */
1028 +
1029 +}
 1030 +
1031 +static inline void configure_usart1_pins(void)
1032 +{
                                 select_peripheral(PA(5), PERIPH_A, 0); /* RXD
select_peripheral(PA(6), PERIPH_A, 0); /* TXD
 1033 +
1034 +
1035 +}
                                 select_peripheral(PA(6), PERIPH_A, 0);
                                                                                                                                                                 */
 1036
1037 +static inline void configure_usart2_pins(void)
1038 +{
1039 + select_peripheral(PB(29), PERIPH_A, 0);
                                 select_peripheral(PB(29), PERIPH_A, 0); /* RXD
select_peripheral(PB(30), PERIPH_A, 0); /* TXD
1040 +
1041 +}
                                                                                                                                                                 */
            +
 1042
1043 +static inline void configure_usart3_pins(void)
1044 +{
                                 select_peripheral(PB(10), PERIPH_B, 0); /* RXD
select_peripheral(PB(11), PERIPH_B, 0); /* TXD
1045 + 1046 + 1047 + \}
                                                                                                                                                                 */
 1048 +
1049 +static struct platform_device *__initdata at32_usarts[4];
1050
1050 + void __init at32_map_usart(unsigned int hw_id, unsigned int line)

1052 + {

1053 + struct platform_device *pdev;

1054 + struct atmel_uart_data *data;
1055
            +
1056
            ++
                                 switch (hw_id) {
 1057
                                 case 0:
                                                      pdev = &atmel_usart0_device;
configure_usart0_pins();
1058
            +
+
1059
1060
            +
                                                       break;
1061
            +
                                 case 1:
            +
1062
                                                      pdev = &atmel_usart1_device;
1063
            +
                                                        configure_usart1_pins();
1064 +
                                                      break;
            +
1065
                                 case 2:
1066
            +
                                                       pdev = &atmel_usart2_device;
            +
1067
                                                        configure_usart2_pins();
1068
            +
                                                      break:
1069
            +
                                 case 3:
                                                      pdev = &atmel_usart3_device;
configure_usart3_pins();
1070 +
1071
 1072
                                                      break;
            +
+
+
                                 default:
1073
1074
                                                      return;
 1075
                                 7
            +
+
+
1076
1077
                                 data = pdev->dev.platform data;
\begin{array}{c|c} 1078 \\ 1079 \\ + \end{array}
                                 data->regs = (void __iomem *)pdev->resource[0].start;
            +
1080
                                 pdev->id = line;
1080 + 1081 + 1082 + 1082 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 1083 + 
                                 at32_usarts[line] = pdev;
1081 +
1084 +struct platform_device *__init at32_add_device_usart(unsigned int id)
1085 +{
1086 + platform_device_register(at32_usarts[id]);
1087 + return at32_usarts[id];
                                 platform_device_register(at32_usarts[id]);
return at32_usarts[id];
1088 +}
1089 +
1090 +struct platform_device *atmel_default_console_device;
1092 +void __init at32_setup_serial_console(unsigned int usart_id)
atmel_default_console_device = at32_usarts[usart_id];
 1095 +}
1096
            +
```

```
1097 +/* -----
1098 + * Ethernet
1099 + * -----
                               ----- */
1100 +
       +static struct eth_platform_data macb0_data;
+static struct resource macb0_resource[] = {
+ PBMEM(0xfffe1800),
1101
1102
1102 + 50
1103 + 1104 + 1104
                     IRQ(16),
       +};
1105
1106 + J.F. DEFINE_DEV_DATA(macb, 0);
1107 + DEV_CLK(hclk, macb0, hsb, 4);
1108 + DEV_CLK(pclk, macb0, pbb, 3);
1109 \\ 1110
       +
       +
1110 +
1111 +struct platform_device *__init
1112 +at32_add_device_eth(unsigned int id, struct eth_platform_data *data)
1113 +{
1114 + struct platform_device *pdev;
1114
\begin{array}{c|c} 1115 \\ 1116 \\ + \end{array}
                      switch (id) {
       +
1117
                      case 0:
1118
       ++
                                   pdev = &macb0 device:
1119
       +
1120
                                    at32_select_periph(34, GPI0_PERIPH_A, 0);
                                                                                                                       /* TXD0 */
                                   at32_select_periph(34, GPI0_PERIPH_A, 0);
at32_select_periph(35, GPI0_PERIPH_A, 0);
at32_select_periph(33, GPI0_PERIPH_A, 0);
at32_select_periph(32, GPI0_PERIPH_A, 0);
at32_select_periph(37, GPI0_PERIPH_A, 0);
at32_select_periph(38, GPI0_PERIPH_A, 0);
at32_select_periph(39, GPI0_PERIPH_A, 0);
at32_select_periph(47, GPI0_PERIPH_A, 0);
                                                                                                                        /* TXD1 */
1121
       ++
1122
                                                                                                                        /* TXEN */
1123
       +
                                                                                                                        /* TXCK */
                                                                                                                       /* RXDO */
/* RXD1 */
1124
       ++
1125
1126
                                                                                                                        /* RXER */
       +
+
+
                                   at32_select_periph(47, GPIO_PERIPH_A, 0);
at32_select_periph(40, GPIO_PERIPH_A, 0);
at32_select_periph(41, GPIO_PERIPH_A, 0);
1127
                                                                                                                       /* RXDV */
1128
                                                                                                                       /* MDC
                                                                                                                                      */
1129
       +
                                                                                                                       /* MDIO */
       ++
1130
1131
                                    if (!data->is rmii) {
1132
                                                  select_peripheral(PC(0),
       ++++
                                                                                               PERIPH_A, O); /* COL
                                                                                               PERIPH_A, O); /* CRS */
PERIPH_A, O); /* TXER */
                                                  select_peripheral(PC(1),
select_peripheral(PC(2),
1133 \\ 1134
1135
       +
                                                  select_peripheral(PC(5),
                                                                                               PERIPH_A, O); /*
                                                                                                                             TXD2 */
                                                  select_peripheral(PC(6), PERIPH_A, 0); /* TXD3 */
select_peripheral(PC(11), PERIPH_A, 0); /* RXD2 */
select_peripheral(PC(12), PERIPH_A, 0); /* RXD3 */
       ++
1136
1137
1138
        +
                                                  select_peripheral(PC(14), PERIPH_A, 0); /* RXCK */
select_peripheral(PC(18), PERIPH_A, 0); /* SPD */
1139
       +
        +
1140
1141
       +
                                    7
1142
       +
                                    break:
        +
1143
1144
       +
                      default:
                                    return NULL:
       +
1145
       +
                     }
1146
1147
       +
1148
       +
+
                     memcpy(pdev->dev.platform_data, data, sizeof(struct eth_platform_data));
platform_device_register(pdev);
1149
1150
       +
1151
       +
                     return pdev;
1152 +}
1153
       +
1153 +
1154 +/* -----
1155 + * SPI
1156 + * ----
1157 +static struct resource atmel_spi0_resource[] = {
1158 + PBMEM(0xffff2400),
1150
                    _____
                                                                                                 ----- */
1150 + IRQ(9),
1160 +};
1161 +DEFINE_DEV(atmel_spi, 0);
1162 +DEV_CLK(spi_clk, atmel_spi0, pba, 5);
1164 +static struct resource atmel_spi1_resource[] = {
1165 +
1166 +
1167 +};
                   PBMEM(0xffff2800),
                     IRQ(10),
1168 +DEFINE_DEV(atmel_spi, 1);
1169 +DEV_CLK(spi_clk, atmel_spi1, pba, 6);
1170
1171 +static void __init
1171 +static void __init
1172 +at32_spi_setup_slaves(unsigned int bus_num, struct spi_board_info *b,
1173 + unsigned int n, const u8 *pins)
1174 + \{ 1175 + \}
                     unsigned int pin, mode;
1176
       +
                     for (; n; n--, b++) {
    b->bus_num = bus_num;
    if (b->chip_select >= 4)
1177
       +
       +
1178
1179
1180
       +
                                                  continue;
```

```
pin = (unsigned)b->controller_data;
if (!pin) {
    pin = pins[b->chip_select];
    b->controller_data = (void *)pin;
1181 +
 1182
              ++
 1183
 1184 +
 1185
              +
                                                                  7
                                                                  +
 1186
 1187
              +
 1188
              +
                                                                  at32_select_gpio(pin, mode);
              +
 1189
1190 + 1191 + 1191 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 1192 + 
                                        }
1193 +struct platform_device *__init
1194 +at32_add_device_spi(unsigned int id, struct spi_board_info *b, unsigned int n)
1194 + 40

1195 + {

1196 +

1197 +
                                          * Manage the chipselects as GPIOs, normally using the same pins
* the SPI controller expects; but boards can use other pins.
 1198
              +
                                           */
1199
              +
                                                                 18 __initdata spi0_pins[] =
{ GPI0_PIN_PA(10), GPI0_PIN_PA(8),
    GPI0_PIN_PA(9), GPI0_PIN_PA(7), };
18 __initdata spi1_pins[] =
{ GPI0_PIN_PA(14), GPI0_PIN_PA(18),
    GPI0_PIN_PA(19), GPI0_PIN_PA(20), };
10 Latform device spdev:
              +
 1200
                                        static u8
 1201
              +
\begin{array}{c|c} 1202 \\ 1203 \\ + \end{array}
                                        static u8
 1204
              +
\begin{array}{c|c} 1205 \\ 1206 \\ + \end{array}
                                        struct platform_device *pdev;
 1207
              +
\begin{array}{c|c} 1208 \\ 1209 \end{array} +
                                        switch (id) {
case 0:
                                                                 pdev = &atmel_spi0_device;
/* pullup MISO so a level is always defined */
select_peripheral(PA(11), PERIPH_A, AT32_GPIOF_PULLUP);
select_peripheral(PA(12), PERIPH_A, 0); /* MOSI
colect_peripheral(PA(13), PERIPH_A, 0); /* SCK
(2, b, p, spi0_pins);
 1210
              +
              +
 1211
 1212
              +
 1213
              +
              ++
 1214
                                                                                                                                                                                                                                                           */
 1215
 1216
              +
                                                                  break;
1217 \\ 1218
              ++
                                        case 1:
                                                                 pdev = &atmel_spi1_device;
/* pullup MISO so a level is always defined */
select_peripheral(PA(17), PERIPH_B, AT32_GPIOF_PULLUP);
select_peripheral(PA(16), PERIPH_B, 0); /* MOSI
select_peripheral(PA(15), PERIPH_B, 0); /* SCK
at32_spi_setup_slaves(1, b, n, spi1_pins);
break:
 1219
              +
\begin{array}{c|c} 1220 \\ 1221 \\ + \end{array}
 1222
              +
 1223
              ++
                                                                                                                                                                                                                                                           */
 1224
              +
 1225
                                                                   break;
 1226
              +
 1227
               +
                                        default:
 1228
              +
                                                                 return NULL;
                                        3
 1229
              +
              +
 1230
 1231
              +
                                        spi_register_board_info(b, n);
 1232
              +
                                        platform_device_register(pdev);
return pdev;
              +
 1233
 1234 +}
 1235 +
 1236 +/*
1237 + * TWI
1238 + * ----
1239 + static struct resource atmel_twi0_resource[] __initdata = {
                                                                                                                                                              ----- */
1240 +
1241 +
1242 +};
                                        PBMEM(0xffff2c00),
                                        IRQ(11),
1243 + static struct clk atmel_twi0_pclk = {
1244 + .name = "twi_pclk",
                                                                                           = &pba_clk,
= pba_clk_mode,
 1245
              +
                                       .parent
 1246
              +
+
                                        .mode
                                        .get_rate
                                                                                           = pba_clk_get_rate,
= 7,
 1247
 1248
              +
                                       .index
1249 +};
1250 +
 1251 + struct platform_device *__init at32_add_device_twi(unsigned int id,
\begin{array}{c|c} 1252 \\ 1253 \\ + \end{array}
                                                                                                                                                                                        struct i2c_board_info *b,
                                                                                                                                                                                       unsigned int n)
 1254 +{
              +
+
 1255
                                        struct platform_device *pdev;
 1256
 1257
              +
                                        if (id != 0)
 1258
              +
                                                                  return NULL;
 1259
              +
 1260
                                        pdev = platform_device_alloc("atmel_twi", id);
                                         if (!pdev)
 1261
              +++
                                                                  return NULL:
 1262
 1263
 1264 +
                                        if (platform_device_add_resources(pdev, atmel_twi0_resource,
```

```
\begin{array}{c|c} 1265 \\ 1266 \\ + \\ 1267 \\ + \end{array}
                                                                                       ARRAY_SIZE(atmel_twi0_resource)))
                                                goto err_add_resources;
                             select_peripheral(PA(6), PERIPH_A, 0); /* SDA */
select_peripheral(PA(7), PERIPH_A, 0); /* SDL */
1268 +
1269
           +
           +
 1270
1271
                             atmel_twi0_pclk.dev = &pdev->dev;
           +
+
+
1272
 1273
                             if (b)
1274
           +
                                                i2c_register_board_info(id, b, n);
1275
           +
+
 1276
                             platform_device_add(pdev);
1277 \\ 1278
           +
+
                             return pdev;
1279 +err_add_resources:
1280 + platform_de
1281 + return NULL
                         platform_device_put(pdev);
return NULL;
1284
           +
1285 +/* ----
1286 + * PWM
1287 + * ----
                          _____
                                                                                                                                                           ---- */
 1288 +static struct resource atmel_pwm0_resource[] __initdata = {
1289 +
                              PBMEM(Oxffff3000),
1290 +
                             IRQ(12),
1290 + INQ(12),
1291 +};
1292 +static struct clk atmel_pwm0_mck = {
1293 + .name = "pwm_clk",
1294 + .parent = &pba_clk,
1295 + .mode = pba_clk_mode,
1299 - .mode = pba_clk_mode,
1299 - .mode = pba_clk_mode,
1299 - .mode = .mode = .mode = .mode,
1299 - .mode = .mode = .mode,
1299 - .mode = .mode = .mode,
1299 - .mode,
1
                             .mode
.get_rate
1296
           +
                                                                   = pba_clk_get_rate,
= 12,
1297 +
1298 +};
1299 +
                              .index
1299 +

1300 +struct platform_device *__init at32_add_device_pwm(u32 mask)

1301 +{

1302 + struct platform_device *pdev;

1303 +
if (!mask)
                                                return NULL:
1306
           +
1307
           +
+
+
                              pdev = platform_device_alloc("atmel_pwm", 0);
1308
                              if (!pdev)
 1309
                                                 return NULL;
1310
           +
           +
                             1311
1312
           +
1313
           +
                                                 goto out_free_pdev;
           +
1314
1315
           +
                              if (platform_device_add_data(pdev, &mask, sizeof(mask)))
1316
           +
                                                 goto out_free_pdev;
           +
1317
1318
           +
                              if (mask & (1 << 0))
                             select_peripheral(PA(28), PERIPH_A, 0);
if (mask & (1 << 1))</pre>
1319
           +
           +
1320
                             select_peripheral(PA(29), PERIPH_A, 0);
if (mask & (1 << 2))</pre>
1321
           +
1322
           +
                             select_peripheral(PA(21), PERIPH_B, 0);
if (mask & (1 << 3))</pre>
1323
           +
           +++
 1324
                                                 select_peripheral(PA(22), PERIPH_B, 0);
1325
           +
1326
 1327
                              atmel_pwm0_mck.dev = &pdev->dev;
           +
+
+
1328
1329
                             platform_device_add(pdev);
 1330
           +
           +
1331
                             return pdev;
           +
1332

      1333
      +out_free_pdev:

      1334
      +

      1335
      +

      return
      -

                           platform_device_put(pdev);
                             return NULL;
1336 +}
1337 +
1338 +/* -----
1339 + * SSC
1340 + * -----
                                                    _____
                                                                                                                  ----- */
1341 +static struct resource ssc0_resource[] = {
          +
+
1342
                            PBMEM(0xffff3400),
1343
                            IRQ(13).
1344 +};
1345 + DEFINE_DEV(ssc, 0);
1346 + DEV_CLK(pclk, ssc0, pba, 13);
1347 +
1348 +struct platform_device *__init
```

```
1349 +at32_add_device_ssc(unsigned int id, unsigned int flags)
1350 +{
1351 + struct platform_device *pdev;
  1352 +
                                                                      switch (id) {
case 0:
  1353
                          +
  1354
                          +
  1355
                          +
                                                                                                                      pdev = &ssc0_device;
                                                                                                                     if (flags & ATMEL_SSC_RF)
    select_peripheral(PA(21), PERIPH_A, 0); /* RF */
if (flags & ATMEL_SSC_RK)
    solect_peripheral / Content
 1356
                          ++
  1357
                                                                                                                   ii (iiags & AIMEL_SSC_RK)
    select_peripheral(PA(22), PERIPH_A, 0); /* RK */
if (flags & ATMEL_SSC_TK)
    select_peripheral(PA(23), PERIPH_A, 0); /* TK */
if (flags & ATMEL_SSC_TF)
    select_peripheral(PA(24), PERIPH_A, 0); /* TF */
if (flags & ATMEL_SSC_TD)
    select_peripheral(PA(25)) PERIPH_A, 0); /* TF */
  1358
                          +
  1359
                          +
+
  1360
  1361
                          ++
  1362
                          +
  1363
 1364 +
                                                                                                                     select_peripheral(PA(25), PERIPH_A, 0); /* TD */
if (flags & ATMEL_SSC_RD)
                          +
  1365
   1366
                          +
                                                                                                                                                                    select_peripheral(PA(26), PERIPH_A, 0); /* RD */
  1367
                          +
  1368
                          +
                                                                                                                    break:
                          +
   1369
                                                                       default:
 \begin{array}{c|c} 1370 \\ 1371 \\ + \end{array}
                                                                                                                     return NULL:
                                                                      }
                          +
  1372
 \begin{array}{c|c} 1373 \\ 1374 \\ + \end{array}
                                                                        platform_device_register(pdev);
                                                                       return pdev;
 1375 +}
1376 +
1377 +/*
                                                                                                                                                                                                                 _____
 1378 + * USB Device Controller
1379 + * -----
                                                                                                                                                                                                                                                                                                      */
                                                                                                                                                                                                  1380 + static struct resource usba0_resource[] __initdata = {
   1381
                          +
                                                                        {
                                                                                                                                                                                                            = 0xe0000000,
                                                                                                                      .start
  1382 +
                          +
  1383
                                                                                                                                                                                                             = 0xeffffff
                                                                                                                     .end
  1384
                          +
                                                                                                                                                                                                            = IORESOURCE_MEM,
                                                                                                                   .flags
                          +
+
                                                                       }, {
  1385
  1386
                                                                                                                                                                                                         = 0xfffe0000,
                                                                                                                  .start
   1387
                          +
                                                                                                                                                                                                               = 0xfffe0fff
                                                                                                                   .end
                                                                                                                                                                                                        = IORESOURCE MEM,
  1388
                          +
                                                                                                                     .flags
  1389
                          +
                                                                        7
  1390
                          +
                                                                        IRQ(17),

      1390 +
      1391 +

      1391 +
      1392 +

      1392 +
      struct clk usba0_pclk = {

      1393 +
      .name
      = "pclk",

      1394 +
      .parent
      = &pbb_clk,

      1395 +
      .mode
      = pbb_clk_mode,

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      -
      -
      -
      -

      1395
      +
      ....

      1396
      +
      .get_rate
      = poo______

      1397
      +
      .index
      = 2,

      1398
      +};
      ....
      1399
      +static
      struct clk usba0_hclk = {

      1400
      +
      .name
      = "hclk",

      *401
      +
      .parent
      = &hsb_clk

      =
      hsb_clk
      =
      hsb_clk

                                                                                                                                                                 pbb_clk_get_rate,
= 2,
                                                                                                                                                                = khsb_clk,
= hsb_clk_mode,
1401 + 1402 + 1403 + 1403 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 1404 + 
                                                                       .mode
                                                                      .get_rate
                                                                                                                                                               = hsb_clk_get_rate,
                                                                                                                                                              = 3,
                                                                      .index

      1404
      +
      .index
      = 3,

      1405
      +};

      1406
      +

      1407
      +#define EP(nam, idx, maxpkt, maxbk, dma, isoc)

      1408
      +
      [idx] = {

      1409
      +
      .name
      = nam,

                          +
  1410
                                                                                                                     .index
                                                                                                                                                                                                              = idx,
                                                                                                                                                                                                       = maxpkt,
= maxbk,
   1411
                          +
+
                                                                                                                     .fifo_size
  1412
                                                                                                                     .nr_banks
                                                                                                                                                                                                                                                                                                                                                                                                        \
                          +
                                                                                                                                                                                                             = dma,
  1413
                                                                                                                    .can_dma
.can_isoc
 1414 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 1415 + 
                                                                                                                                                                                                             = isoc,
                                                                      }
  1416 +
1416 +

1417 +static struct usba_ep_data at32_usba_ep[] __initdata = {

1418 + EP("ep0", 0, 64, 1, 0, 0),

1419 + EP("ep1", 1, 512, 2, 1, 1),

1420 + EP("ep2", 2, 512, 2, 1, 1),

1421 + EP("ep2", 3, 64, 3, 1, 0),

1422 + EP("ep4-int", 4, 64, 3, 1, 0),

1423 + EP("ep5", 5, 1024, 3, 1, 1),

1424 + EP("ep6", 6, 1024, 3, 1, 1),

1425 + :
  1425 +};
 1426 +
1427 +#undef EP
  1428
 1429 +struct platform_device *__init
1429 +struct platform_device *__init
1430 +at32_add_device_usba(unsigned int id, struct usba_platform_data *data)
1431 +{
  1432 +
                                                                         /*
```

```
\begin{array}{c|c} 1433 & + \\ 1434 & + \\ 1435 & + \end{array}
                  * pdata doesn't have room for any endpoints, so we need to
* append room for the ones we need right after it.
                   */
1436 + 1437 + 1438 +
                 struct {
                            struct usba_platform_data pdata;
struct usba_ep_data ep[7];
1438
1439 + 1440 + 1441 +
                 } usba_data;
                 struct platform_device *pdev;
1442
                 if (id != 0)
      +
+
+
                             return NULL;
1443
1444
\begin{array}{c} 1445\\ 1446 \end{array}
      ++
                 pdev = platform_device_alloc("atmel_usba_udc", 0);
                 if (!pdev)
1447
      +
                             return NULL;
1448
      ++
                 1449
1450
      +
1451
      +
                             goto out_free_pdev;
1452
      +
1453
      +
                 if (data)
1454
      ++
                             usba_data.pdata.vbus_pin = data->vbus_pin;
1455
                 else
1456
      +
                             usba_data.pdata.vbus_pin = -EINVAL;
1457
      +
+
                 data = &usba_data.pdata;
data->num_ep = ARRAY_SIZE(at32_usba_ep);
memcpy(data->ep, at32_usba_ep, sizeof(at32_usba_ep));
1458
1459
      +
\begin{array}{c|c} 1460 \\ 1461 \\ + \end{array}
1462
                 if (platform_device_add_data(pdev, data, sizeof(usba_data)))
      + + + + + + +
1463
                             goto out_free_pdev;
1464
1465
                 if (data->vbus_pin >= 0)
                             at32_select_gpio(data->vbus_pin, 0);
1466
1467
                 usba0_pclk.dev = &pdev->dev;
usba0_hclk.dev = &pdev->dev;
1468
      ++++
1469
1470
      +
1471
                 platform_device_add(pdev);
1472
      +
1473
      +
                 return pdev;
      +
1474
1475 +out_free_pdev:
1476 + platfor
1477 + return
                platform_dev
return NULL;
                              device_put(pdev);
1480
      +
1481 +/* -----
1482 + * GCLK
1483 + * -----
                  _____
                  .
______ */
1484 +static struct clk gclk0 = {
1485 + .name = "gclk0",
1486 + .mode = genclk_mode,
      +
+
                                       = genclk_get_rate,
1487
                 .get_rate
      +
                                      = genclk_set_rate,
= genclk_set_parent,
= 0,
1488
                 .set_rate
.set_parent
1489
      +
1490 + .index = 0,

1491 +};

1492 +

1493 +struct clk *at32_clock_list[] = {

1494 + &osc32k,
1495
                 &osc0,
      +
+
+
                 &osc1,
1496
1497
                 &pll0,
1498
                 &pll1,
      +
+
+
1499
                 &cpu_clk,
1500
                 &hsb_clk,
&pba_clk,
1501
      +
+
+
                 & pbb_clk,
& at32_pm_pclk,
& at32_intc0_pclk
1502
1503
1504
      + + + + +
                 &at32_hmatrix_clk,
1505
                 & ebi_clk,
& sdramc_clk,
& smc0_pclk,
1506
1507
1508
1509
      +
                 &smc0_mck,
1510
      ++
                 &pdca_pclk,
                 &at32_ocd0_clk,
&gpio0_mck,
1511
1512
      +
1513
      ++
                 &gpio1_mck,
                 &gpio2_mck,
&gpio3_mck,
1514
1515
1516 +
                 &at32_tc0_t0_clk,
```

&atmel\_usart0\_usart,

```
\begin{array}{c|c} 1517 & + \\ 1518 & + \\ 1519 & + \end{array}
                     &atmel_usart1_usart,
&atmel_usart2_usart,
1520 +
                     &atmel_usart3_usart,
1521
       +
                     &atmel_pwm0_mck,
&macb0_hclk,
1522
       +
1523 + 1524 + 1525 + 
                     &macb0_pclk,
                     &atmel_spi0_spi_clk,
&atmel_spi1_spi_clk,
&atmel_twi0_pclk,
1526 + 1527 + 1527 + 1528 +
                     &ssc0_pclk,
&usba0_hclk,
&usba0_pclk,
\begin{array}{c|c} 1529 \\ 1530 \\ + \end{array}
                     &gclk0,
1531 +};
1532 +unsigned int at32_nr_clocks = ARRAY_SIZE(at32_clock_list);
1533 +
1535 +

1534 +void __init setup_platform(void)

1535 +{

1536 + u32 cpu_mask = 0, hsb_mast

1537 + int i;
                     u32 cpu_mask = 0, hsb_mask = 0, pba_mask = 0, pbb_mask = 0;
if (pm_readl(MCCTRL) & PM_BIT(PLLSEL)) {
    main_clock = &pll0;
    cpu_clk.parent = &pll0;
}
1540
       +
\begin{array}{c}1541\\1542\end{array}
       ++
                     } else {
1543
       +
                                   main_clock = &osc0;
\begin{array}{c} 1544 \\ 1545 \end{array}
       ++
                                   cpu_clk.parent = &osc0;
                     }
1546
       ++
                     \begin{array}{c} 1547 \\ 1548 \end{array}
       +
1549
       +
1550 \\ 1551
       +
                                   pll1.parent = &osc1;
       +
1552
       +
                     genclk_init_parent(&gclk0);
1553 \\ 1554
       ++
                     /*
1555
       +
                       \ast Turn on all clocks that have at least one user already, and
                      * turn off everything else. We only do this for module
* clocks, and even though it isn't particularly pretty to
* check the address of the mode function, it should do the
1556 \\ 1557
       ++
1558
       +
1559 \\ 1560
                       * trick...
*/
       +
       +
       +
1561
                     for (i = 0; i < ARRAY_SIZE(at32_clock_list); i++) {</pre>
1562
       +
                                   struct clk *clk = at32_clock_list[i];
        +
1563
1564
       +
                                   if (clk -> users == 0)
       +
1565
                                                  continue:
       +
1566
1567
       +
                                   if (clk->mode == &cpu_clk_mode)
1568
       +
                                   cpu_mask |= 1 << clk->index;
else if (clk->mode == &hsb_clk_mode)
       +
1569
                                   else if (clk->mode == &nsb_clk_mode)
hsb_mask |= 1 << clk->inder;
else if (clk->mode == &pba_clk_mode)
pba_mask |= 1 << clk->inder;
else if (clk->mode == &pbb_clk_mode)
pbb_mask |= 1 << clk->inder;
1570
       +
1571
       +
1572
        +
1573
       +
1574 + 1575 +
                     }
1576
       +
+
                     pm_writel(CPU_MASK, cpu_mask);
pm_writel(HSB_MASK, hsb_mask);
pm_writel(PBA_MASK, pba_mask);
1577
       +
1578
1579
       +
       +
                     pm_writel(PBB_MASK, pbb_mask);
1580
        +
1581
                     /* Initialize the port muxes */
1582
       +
+
                     at32_init_gpio(&gpio0_device);
1583
                     at32_init_gpio(&gpio1_device);
at32_init_gpio(&gpio2_device);
       +
1584
1585 + 1586 + 1587 + \}
                     at32_init_gpio(&gpio3_device);
 1588
       +
1589 +struct gen_pool *sram_pool;
1590
1591 +static int __init sram_init(void)
1592 +{
1593 + struct gen_pool *pool;
1594
       +
                     /* 1KiB granularity */
pool = gen_pool_create(10, -1);
if (!seel)
1595
       +
1596
       +
1597
       +++
                      if (!pool)
                                   goto fail;
1598
1599
1600 +
                     /* All UC3A chips currently have at least 32 KiB of internal SRAM. */
```

```
if (gen_pool_add(pool, 0x00000000, 32*1024, -1))
    goto err_pool_add;
1601 +
1602
      +
      +
1603
1604 +
                  sram_pool = pool;
1605
      +
                  return 0;
1606
1607 +err_pool_add:
1608
      +
                 gen_pool_destroy(pool);
1609 +fail:
                 pr_err("Failed to create SRAM pool\n");
return -ENOMEM;
1610 +
1611 +
1612 +}
1613 +core_initcall(sram_init);
1614 diff --git a/arch/avr32/mach-at32ap/clock.c b/arch/avr32/mach-at32uc3a/clock.c
1615 similarity index 84%
1616 copy from arch/avr32/mach-at32ap/clock.c
1617 copy to arch/avr32/mach-at32uc3a/clock.c
1618 index 138a00a..6c27dda 100644
1619 --- a/arch/avr32/mach-at32ap/clock.c
1620 +++ b/arch/avr32/mach-at32uc3a/clock.c
1621 @@ -15,40 +15,24 @@
1622 #include <linux/err.h>
1623 #include <linux/device.h>
      #include <linux/device.n/
#include <linux/string.h>
-#include <linux/list.h>
1624
1625
1626
1627
       #include <mach/chip.h>
1628
1629
       #include "clock.h"
1630
      -/* at32 clock list */
-static LIST_HEAD(at32_clock_list);
1631
1632
1633
      static DEFINE_SPINLOCK(clk_lock);
-static DEFINE_SPINLOCK(clk_list_lock);
1634
1635
      _
1636
1637
      -void at32_clk_register(struct clk *clk)
1638 - {
\begin{vmatrix} 1639 \\ 1640 \end{vmatrix} -
                  spin_lock(&clk_list_lock);
                  /* add the new item to the end of the list */
list_add_tail(&clk->list, &at32_clock_list);
      _
1641
      -
                  spin_unlock(&clk_list_lock);
1642
1643 -}
1644
1645
       struct clk *clk_get(struct device *dev, const char *id)
      _{
1646
1647
                  struct clk *clk;
1648
      +
                  int i;
1649
                  spin_lock(&clk_list_lock);
for (i = 0; i < at32_nr_clocks; i++) {
    struct clk *clk = at32_clock_list[i];
1650
1651
      +
1652 +
1653
1654
                  list_for_each_entry(clk, &at32_clock_list, list) {
                              if (clk->dev == dev && strcmp(id, clk->name) == 0) {
    spin_unlock(&clk_list_lock);
if (clk->dev == dev && strcmp(id, clk->name) == 0)
1655
      -
1656
1657
      +
1658
                                          return clk;
1659
                              }
1660
                  }
1661
1662
                  spin_unlock(&clk_list
                                                  lock);
1663
                  return ERR_PTR(-ENOENT);
       }
1664
      EXPORT_SYMBOL(clk_get);
@@ -219,8 +203,8 @@ dump_clock(struct clk *parent, struct clkinf *r)
1665
1666
1667
                  /* cost of this scan is small, but not linear... */ r->nest = nest + NEST_DELTA;
1668
1669
1670
      -
                  1671
      +
1672
      +
1673
1674
1675
1676
1677
      00 -231,7 +215,6 00 static int clk_show(struct seq_file *s, void *unused)
1678
       {
1679
                  struct clkinf
                                          r:
1680
                  int
                                          i;
1681
                  struct clk
                                          *clk;
1682
                  /* show all the power manager registers */
seq_printf(s, "MCCTRL = %8x\n", pm_readl(MCCTRL));
1683
1684
```

```
1685 00 -251,25 +234,14 00 static int clk_show(struct seq_file *s, void *unused)
1686
1687
                       seq_printf(s, "\n");
1688
                       /* show clock tree as derived from the three oscillators \ast we "know" are at the head of the list
1689
        +
1690
1691 +
                       */
                      r.s = s;
r.nest = 0;
1692
1693
1694
        _
                       /* protected from changes on the list while dumping */
1695
        -
                       spin_lock(&clk_list_lock);
        -
1696
                       /* show clock tree as derived from the three oscillators */
clk = clk_get(NULL, "osc32k");
dump_clock(clk, &r);
1697
        _
        _
1698
1699
        _
\begin{array}{c} 1700 \\ 1701 \end{array}
        -
                       clk_put(clk);
                       clk = clk_get(NULL, "osc0");
dump_clock(clk, &r);
 1702
        -
\begin{array}{c} 1703 \\ 1704 \end{array}
        -
        _
                       clk_put(clk);
        -
1705
                       clk = clk_get(NULL, "osc1");
dump_clock(clk, &r);
\begin{array}{c} 1706 \\ 1707 \end{array}
        -
        _
1708
        -
                       clk_put(clk);
\begin{array}{c} 1709 \\ 1710 \end{array}
        _
                      spin_unlock(&clk_list_lock);
dump_clock(at32_clock_list[0], &r);
dump_clock(at32_clock_list[1], &r);
dump_clock(at32_clock_list[2], &r);
        +
1711
\begin{array}{c} 1712 \\ 1713 \end{array}
        ++
1714
\begin{array}{c} 1715\\1716 \end{array}
                       return 0;
         }
1717 diff --git a/arch/avr32/mach-at32ap/clock.h b/arch/avr32/mach-at32uc3a/clock.h
1718 similarity index 88%
1719 copy from arch/avr32/mach-at32ap/clock.h
1720 copy to arch/avr32/mach-at32uc3a/clock.h
1721 index 623bf0e..bb8e1f2 100644
1722 --- a/arch/avr32/mach-at32ap/clock.h
        +++ b/arch/avr32/mach-at32uc3a/clock.h
1723
1724 @@ -12,13 +12,8 @@
1725 * published by the Free Software Foundation.
1726 */
1726
1727 \\ 1728
        #include <linux/clk.h>
-#include <linux/list.h>
1729
1730
1731
        -void at32_clk_register(struct clk *clk);
1732
        struct clk {
    struct
1733
1734
                       struct list_head list;
                                                                                  /* linking element */
1735
                       const char
                                                                                  /* Clock name/function */
                                                    *name;
                                                                                 /* Device the clock is used by */
/* Parent clock, if any */
                       struct device
struct clk
1736
                                                    *dev;
        struct clk *parent;
@@ -30,3 +25,6 @@ struct clk {
1737
1738
                                                                                  /* Enabled if non-zero */
/* Sibling index */
\begin{array}{c} 1739 \\ 1740 \end{array}
                       1116
                                                    users;
                       u16
                                                    index:
1741
        };
+
\begin{array}{c} 1742 \\ 1743 \end{array}
1742 +
1743 +extern struct clk *at32_clock_list[];
1744 +extern unsigned int at32_nr_clocks;
1745 diff --git a/arch/avr32/mach-at32ap/cpufreq.c b/arch/avr32/mach-at32uc3a/cpufreq.c
1746 similarity index 86%
1747 copy from arch/avr32/mach-at32ap/cpufreq.c
1748 copy to arch/avr32/mach-at32uc3a/cpufreq.c
1749 index 024c586..5d8d25 100644
1750
1750 --- a/arch/avr32/mach-at32ap/cpufreq.c
1751 +++ b/arch/avr32/mach-at32uc3a/cpufreq.c
1752 @@ -40,9 +40,6 @@ static unsigned int at32_get_speed(unsigned int cpu)
1753 return (unsigned int)((clk_get_rate(cpuclk) + 500) / 1000);
1754
         }
\begin{array}{c} 1754 \\ 1755 \end{array}
        -static unsigned int
-static unsigned long
 1756
                                                    ref_freq;
                                                  loops_per_jiffy_ref;
1757
1758
         1759
1760
1761
1762 00 -64,19 +61,8 00 static int at32_set_target(struct cpufreq_policy *policy,
                       freqs.cpu = 0;
freqs.flags = 0;
1763
1764
1765
                       if (!ref_freq) {
    ref_freq = freqs.old;
    loops_per_jiffy_ref = boot_cpu_data.loops_per_jiffy;
1766
        -
1767
1768
        _
```

```
1770
      -
1771
                 cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);
1772
      _
                  if (freqs old
                                     < freqs.new)
                             1773
      -
      -
1774
1775
                  clk_set_rate(cpuclk, freq);
                 1776
      _
1777
1778
1779
1780
1780
1781 pr_debug("cpufreq: set frequency %lu Hz\n", freq);
1782 @@ -101,6 +87,7 @@ static int __init at32_cpufreq_driver_init(struct cpufreq_policy *policy)
1783 policy->cur = at32_get_speed(0);
1784 policy->min = policy->cpuinfo.min_freq;
1785 policy->max = policy->cpuinfo.max_freq;
1786 + policy->governor = CPUFREQ_DEFAULT_GOVERNOR;
1787
                 printk("cpufreg: AT32AP CPU frequency driver\n");
1788
1789
1790
1790 diff --git a/arch/avr32/mach-at32ap/extint.c b/arch/avr32/mach-at32uc3a/extint.c
1791 similarity index 98%
1792 copy from arch/avr32/mach-at32ap/extint.c
1793 copy to arch/avr32/mach-at32uc3a/extint.c
1794 index 310477b..c36a6d5 100644
1795 --- a/arch/avr32/mach-at32ap/extint.c
1796+++ b/arch/avr32/mach-at32uc3a/extint.c1797001798struct eic *eic;
                 struct resource *regs;
1799
1800
                 unsigned int i;
unsigned int nr_of_irqs;
1801
1802
      +
                 unsigned int nr_irqs;
1803
                 unsigned int int irq;
1804
                 int ret;
1805 u32 pattern;
1806 @@ -224,7 +224,7 @@ static int
                                                     init eic probe(struct platform device *pdev)
                 eic_writel(eic, IDR, ~OUL);
eic_writel(eic, MODE, ~OUL);
1807
1808
1809
                 pattern = eic_readl(eic, MODE);
nr_of_irqs = fls(pattern);
1810
1811 +
                 nr_irqs = fls(pattern);
1812
1816
1817
                 eic->chip = &eic_chip;
1818
                 for (i = 0; i < nr_of_irqs; i++) {
for (i = 0; i < nr_irqs; i++) {
    set_irq_chip_and_handler(eic->first_irq + i, &eic_chip,

1819
1820 +
1821
                                                                handle_level_irq);
1822
1823 set_irq_chip_data(eic->first_irq + i, eic);
1824 @@ -256,7 +256,7 @@ static int __init eic_probe(struct platform_device *pdev)
1825 eic->regs, int_irq);
                 dev_info(&pdev->dev,
    "Handling %u external IRQs, starting with IRQ %u\n",
    nr_of_irqs, eic->first_irq);
    nr_irqs, eic->first_irq);
1826
1827
1828
      +
1829
1830
1831
                 return 0;
1832
1833 diff --git a/arch/avr32/mach-at32uc3a/gpio.c b/arch/avr32/mach-at32uc3a/gpio.c
1834 new file mode 100644
1835 index 0000000..0d3d4e6
1836 --- /dev/null
      +++ b/arch/avr32/mach-at32uc3a/gpio.c
1837
1838 @@ -0,0 +1,453 @@
1839 +/*
1840 + * Atmel GPIO Port Multiplexer support
1841 + *
      + * Copyright (C) 2004-2006 Atmel Corporation
1842
1843
      + *
1844 + * This program is free software; you can redistribute it and/or modify
1845 + * it under the terms of the GNU General Public License version 2 as
1846 + * published by the Free Software Foundation.
1847 + */
1848
1849 +#include <linux/clk.h>
1850 +#include <linux/debugfs.h>
1851 +#include <linux/fs.h>
1852 +#include <linux/platform_device.h>
```

}

1769 -

```
1853 +#include <linux/irq.h>
1854
1855
      +#include <asm/gpio.h>
1856 +#include <asm/io.h>
1857
1858 +#include <mach/portmux.h>
1859 +
1860 +#include "gpio.h"
1861
1862 +#define MAX_NR_GPIO_DEVICES
                                                            5
1863
      +
1864 +struct gpio_device {
                 struct gpio_chip chip;
void __iomem *regs;
const struct platform_device *pdev;
+
1867
                 struct clk *clk;
1868
      +
                 u32 pinmux_mask;
char name[8];
      +
1869
      +
1870
1871 +};
1872 +
1873 +static struct gpio_device gpio_dev[MAX_NR_GPIO_DEVICES];
1875 +static struct gpio_device gpio_dev[MAX_NA_GFI0_DEvice3],
1874 +
1875 +static struct gpio_device *gpio_pin_to_dev(unsigned int gpio_pin)
1876 +{
1877 + struct gpio_device *gpio;
1878 + unsigned int index;
      +
1879
                 index = gpio_pin >> 5;
if (index >= MAX_NR_GPIO_DEVICES)
1880
      +
+
1881
1882
      +
                            return NULL;
                 gpio = &gpio_dev[index];
if (!gpio->regs)
      +
+
1883
1884
                            return NULL;
1885
      +
      +
1886
      +
1887
                 return gpio;
1888
      +}
+
1889
1890 +/* Pin multiplexing API */
      +
1891
1892 +void __init at32_select_periph(unsigned int pin, unsigned int periph,
1893 + unsigned long flags)
1894 + \{
1895 + 
                 struct gpio_device *gpio;
unsigned int pin_index = pin & 0x1f;
u32 mask = 1 << pin_index;</pre>
      ++
1896
1897
1898
      +
                 1899
      +
1900
      +
1901
      +
1902
      +
1903
      +
                 }
1904
      +
      +
                 1905
1906
      +
1907
      +
1908
      +
                             goto fail;
1909
      +
                 }
1910 +
                 gpio_writel(gpio, PUERS, mask);
switch (periph) {
case 0:
1911
      +
1912 + 1913 + 1913 + 1914 +
                            gpio_writel(gpio, PMROC, mask);
gpio_writel(gpio, PMR1C, mask);
break;
1915
      +
+
+
1916
1917
                 case 1:
                             gpio_writel(gpio, PMROS, mask);
gpio_writel(gpio, PMR1C, mask);
1918
      ++
1919
      +
1920
                             break;
1921
      ++
                 case 2:
                             gpio_writel(gpio, PMROC, mask);
gpio_writel(gpio, PMR1S, mask);
1922
      +
1923
1924
                             break;
      +
+
+
1925
                 case 3:
                            gpio_writel(gpio, PMROS, mask);
gpio_writel(gpio, PMR1S, mask);
break;
1926
1027
      +
1928
      +
1929
      +
                 default:
1930
      +
                             printk("%s: invalid periphial %u\n", gpio->name, periph);
                             goto fail;
1931
      +
1932
                 }
1933
      ++
                 gpio_writel(gpio, GPERC, mask);
if (!(flags & AT32_GPIOF_PULLUP))
1934
1935
1936 +
                             gpio_writel(gpio, PUERC, mask);
```

1937 | +1938 + + return: 19391940 +fail: 1941 + dump\_stack(); 1942 +} 1943 + 1944 +void \_\_init at32\_select\_gpio(unsigned int pin, unsigned long flags) 1945 +{ 1946 + 1947 + 1948 + 1948 +struct gpio\_device \*gpio; unsigned int pin\_index = pin & 0x1f; u32 mask = 1 << pin\_index;</pre>  $\begin{array}{c|c} 1949 \\ 1950 \\ + \end{array}$ gpio = gpio\_pin\_to\_dev(pin); if (unlikely(!gpio)) { printk("gpio: invalid pin %u\n", pin); goto fail; 1951 + 1952 ++ 1953 1954+ } 1955 ++ if (unlikely(test\_and\_set\_bit(pin\_index, &gpio->pinmux\_mask))) {
 printk("%s: pin %u is busy\n", gpio->name, pin\_index); 1956 1957 + 1958 ++ goto fail; 1959 } 1960 + if (flags & AT32\_GPIOF\_OUTPUT) { if (flags & AT32\_GPIOF\_HIGH) 1961 + + 1962 gpio\_writel(gpio, OVRS, mask); 1963 +  $\begin{array}{c} 1964 \\ 1965 \end{array}$ ++ else gpio\_writel(gpio, OVRC, mask); 1966+ + + if (flags & AT32\_GPIOF\_OPENDRAIN)
 gpio\_writel(gpio, ODMERS, mask); 19671968 1969else ++++ 1970 gpio\_writel(gpio, ODMERC, mask); 1971 gpio\_writel(gpio, PUERC, mask);
gpio\_writel(gpio, ODERS, mask);
} else { 1972 +  $1973 \\ 1974$ ++ 1975 + if (flags & AT32\_GPIOF\_PULLUP) 1976 ++ gpio\_writel(gpio, PUERS, mask); 1977 else 1978 + gpio\_writel(gpio, PUERC, mask); 1979 + 1980 + if (flags & AT32\_GPIOF\_DEGLITCH) 1981 + gpio\_writel(gpio, GFERS, mask); 1982+ else gpio\_writel(gpio, GFERC, mask);
gpio\_writel(gpio, ODERC, mask); + 1983 1984+ 3 1985+ 1986 + 1987 + gpio\_writel(gpio, GPERS, mask); 1988 + 1989 + return: 1990 + 1991 +fail: 1992 + dump\_stack(); 1993 +} 1994 + 1995 +/\* Reserve a pin, preventing anyone else from changing its configuration. \*/
1996 +void \_\_init at32\_reserve\_pin(unsigned int pin)
1997 +{
1998 + struct gpio\_device \*gpio; struct gpio\_device \*gpio; unsigned int pin\_index = pin & 0x1f; 1999 + + + 2000 gpio = gpio\_pin\_to\_dev(pin); if (unlikely(!gpio)) { printk("gpio: invalid pin %u\n", pin); goto fail; 2001 2002+ + + 2003 20042005} + + + 2006 if (unlikely(test\_and\_set\_bit(pin\_index, &gpio->pinmux\_mask))) {
 printk("%s: pin %u is busy\n", gpio->name, pin\_index); 20072008+ + goto fail; 2009 + 2010 } 2011 + + 2012 return: 2013 + 2014 +fail: 2015 + 2016 +} dump\_stack(); 2017+ 2018 +/\*-----2019 + -----\*/ 2020 +/\* GPIO API \*/

```
2021 +
2022 +static int direction_input(struct gpio_chip *chip, unsigned offset)
2023 +{
                              struct gpio_device *gpio = container_of(chip, struct gpio_device, chip);
u32 mask = 1 << offset;</pre>
2025
           +
 2026
2027 + 2028 + 2028 + 2029 + 
                              2030 +
                               gpio_writel(gpio, ODERC, mask);
2031
           +
                               return 0;
 2032 +}
2033 +
2034 +static int gpio_get(struct gpio_chip *chip, unsigned offset)
2034 + 30

2035 + {

2036 + 

2037 + 
                              struct gpio_device *gpio = container_of(chip, struct gpio_device, chip);
2038 +
                              return (gpio_readl(gpio, PVR) >> offset) & 1;
2039 +}
2040 +
2041 +static void gpio_set(struct gpio_chip *chip, unsigned offset, int value)
2041 + 3

2042 + {

2043 +

2044 +
                             struct gpio_device *gpio = container_of(chip, struct gpio_device, chip);
u32 mask = 1 << offset;</pre>
\begin{array}{c|c} 2045 \\ 2046 \\ + \end{array}
                              if (value)
                                                 gpio_writel(gpio, OVRS, mask);
           +
2047
\begin{array}{c|c} 2048 \\ 2049 \\ + \end{array}
                               else
                                                  gpio_writel(gpio, OVRC, mask);
2050 + 
2051 + 
2052 +static int direction_output(struct gpio_chip *chip, unsigned offset, int value)
struct gpio_device *gpio = container_of(chip, struct gpio_device, chip);
u32 mask = 1 << offset;</pre>
           +
2055
2056
           +
\begin{array}{c|c} 2057 \\ 2058 \\ + \end{array}
                              2059
           +
                              gpio_set(chip, offset, value);
gpio_writel(gpio, ODERS, mask);
2060 +
           +
2061
           +
                               return 0;
2062
2063 + 
2064 + 
2065 + 
2066 + / * - - - - - - * /
2067
2068 +/* GPIO IRQ support */
2069 +
2070 +static void gpio_irq_mask(unsigned irq)
\begin{array}{c|c} 2070 \\ 2071 \\ 2072 \\ + \end{array}
                                                                                          gpio_pin = irq_to_gpio(irq);
*gpio = &gpio_dev[gpio_pin >> 5];
                              unsigned
2073 +
                             struct gpio_device
2074 +
2075 +
2076 +}
                             gpio_writel(gpio, IERC, 1 << (gpio_pin & 0x1f));</pre>
           +
2077
2078+static void gpio_irq_unmask(unsigned irq)2079+{2080+unsigned2081+struct gpio_device* gpio = &g
                                                                                          gpio_pin = irq_to_gpio(irq);
                                                                                         *gpio = &gpio_dev[gpio_pin >> 5];
                              struct gpio_device
 2082
           +
2082 + 2083 + 2084 + 2084 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 2085 + 
                               gpio_writel(gpio, IERS, 1 << (gpio_pin & Ox1f));</pre>
2086 +static int gpio_irq_type(unsigned irq, unsigned type)
2087 +{
2088 + if (type != IRQ_TYPE_EDGE_BOTH && type != IRQ_
                             if (type != IRQ_TYPE_EDGE_BOTH && type != IRQ_TYPE_NONE)
    return -EINVAL;
2089
           +
2090 +
2091
                             return 0;
2092 +}
2093 +
2094 + static struct irq_chip gpio_irqchip = {
2095 + .name = "gpio",
\begin{array}{c|c} 2095 \\ 2096 \\ + \end{array}
                           .name
                                                                    = "gpio",
= gpio_irq_mask,
= gpio_irq_unmask,
                              .mask
2097 +
                              .unmask
2098 +
2099 +};
2100 +
                                                                      = gpio_irq_type,
                               .set_type
2101 +static void gpio_irq_handler(unsigned irq, struct irq_desc *desc)
2102 +{
2103 + struct gpio_device *gpio = get_irq_chip_data(irq);
2104 +
                               unsigned
                                                                                         gpio_irq;
```

```
gpio_irq = (unsigned) get_irq_data(irq);
for (;;) {
\begin{vmatrix} 2100 \\ 2106 \\ + \\ 2107 \end{vmatrix} +
                             u32
2108 +
                                                  isr;
2109
      +
                             struct irq_desc *d;
      +
2110
                             /* ack pending GPIO interrupts */
isr = gpio_readl(gpio, IFR) & gpio_readl(gpio, IER);
if (!isr)
2111
      +
2112
      +
2113
2114
      +
                                        break;
                             gpio_writel(gpio, IFRC, isr);
do {
2115
      +
      +
2116
\begin{array}{c} 2117\\ 2118 \end{array}
      ++
                                        int i;
                                        i = ffs(isr) - 1;
isr &= ~(1 << i);</pre>
2119
      +
2120
      +
2121
      +
                                        i += gpio_irq;
d = &irq_desc[i];
2122
      +
2123
      +
2124
      +
2125
      +
                                        d->handle_irq(i, d);
                            } while (isr);
\begin{array}{c|c} 2126 \\ 2127 \\ + \end{array}
                 }
      +}
2128
2130 + static void __init

2131 + gpio_irq_setup(struct gpio_device *gpio, int irq, int gpio_irq)

2132 + {

2133 + unsigned ··
2134
      +
                 set_irq_chip_data(irq, gpio);
set_irq_data(irq, (void *) gpio_irq);
2135
      +
+
2136
2137
      +
                 2138
      +
2139
      +
2140
      +
2141
      +
2142
      +
                 }
2143
      +
2144 +
                 set_irq_chained_handler(irq, gpio_irq_handler);
2145 +}
2146 +
2147 +/*-----*/
2148
2149 +#ifdef CONFIG_DEBUG_FS
2150 +
2151 +#include <linux/seq_file.h>
2152
      +
2152 +
2153 +/*
2154 + * This shows more info than the generic gpio dump code:
2154 + * pullups, deglitching, open drain drive.
2156 + */
2157 +static void gpio_bank_show(struct seq_file *s, struct gpio_chip *chip)
attracts
2157 + 36
2158 + {
2159 +
                 +
2160
2161
      +
                 unsigned
                                                    i:
2162
      +
                 u32
                                                   mask:
      +
2163
                 char
                                                   bank:
2164
      +
                 oder = gpio_readl(gpio, ODER);
ier = gpio_readl(gpio, IER);
pvr = gpio_readl(gpio, PVR);
puer = gpio_readl(gpio, PUER);
gfer = gpio_readl(gpio, GFER);
odmer = gpio_readl(gpio, ODMER);
2165 + 2166 + 2166 +
2167
      +
2168
      +
      +
2169
2170
      +
+
2171
      +
2172
                 bank = 'A' + gpio->pdev->id;
2173
      +
2174 \\ 2175
                 for (i = 0, mask = 1; i < 32; i++, mask <<= 1) {
    const char *label;</pre>
      +
      +
2176
      ++
                            2177
      +
2178
2179
      +
2180
                             if (!label)
      +
2181
                                        continue;
2182
      +
                             2183
      +
2184
                                        label,
2185
      +
                                        (oder & mask) ? "out" : "in ",
(pvr & mask) ? "hi" : "lo",
(puer & mask) ? " " : "up");
2186
      +
2187
2188
      +
```

2105 | +

```
2189 +
                            if (gfer & mask)
                            seq_printf(s, " deglitch");
if ((oder & odmer) & mask)
        seq_printf(s, " open-drain");
if (ior * rel)
\begin{vmatrix} 2190 \\ 2190 \\ + \\ 2191 \end{vmatrix} +
2192
      +
2193
      +
                            if (ier & mask)
                                       seq_printf(s, " irq-%d edge-both"
2194
      +
                            2195
      +
2196
      ++
2197
                 }
2198 +}
2199
      +
2200 +#else
2201 +#define gpio_bank_show NULL
2202 +#endif
2203
      +
2204
2205
                -----*/
      +/*--
2206
2207 +static int __init gpio_probe(struct platform_device *pdev)
2208 +{
2209 + struct gpio_device *gpio = NULL;
                int irq = platform_get_irq(pdev, 0);
int gpio_irq_base = GPIO_IRQ_BASE + pdev->id * 32;
2210 +
2211
      +
2212
      +
                 BUG_ON(pdev->id >= MAX_NR_GPI0_DEVICES);
gpio = &gpio_dev[pdev->id];
BUG_ON(!gpio->regs);
2213
      +
2214
      +
2215
      +
2216
      ++
2217
                 gpio->chip.label = gpio->name;
                 gpio ->chip.base = pdev->id * 32;
gpio->chip.ngpio = 32;
gpio->chip.dev = &pdev->dev;
2218
      +
2219
      +
      +
2220
2221
      +
                 gpio->chip.owner = THIS_MODULE;
      ++
2222
2223
                 gpio->chip.direction_input = direction_input;
                 gpio->chip.get = gpio_get;
gpio->chip.direction_output = direction_output;
2224
      ++++
2225
2226
                 gpio->chip.set = gpio_set;
gpio->chip.dbg_show = gpio_bank_show;
2227
      +
      ++
2228
2229
                 gpiochip_add(&gpio->chip);
2230
      +
2231
                 gpio_irq_setup(gpio, irq, gpio_irq_base);
      +
+
+
2232
2233
                 platform_set_drvdata(pdev, gpio);
2234
      +
2235
      +
                 printk(KERN_DEBUG "%s: base 0x%p, irq %d chains %d..%d\n",
    gpio->name, gpio->regs, irq, gpio_irq_base, gpio_irq_base + 31);
2236
      +
      +
2237
2238
      +
                 return 0:
2239 + 
2239 + 
2240 + 
2241 +static struct platform_driver gpio_driver = {
2242
      +
                                      = gpio_probe,
= {
                .probe
                 .driver
2243 +
2244
      +
                                                  = "gpio",
                           .name
2245 +
                 },
2246 +};
2246 +};
2248 +static int __init gpio_init(void)
2249 +{
2250 + return platform_driver_reg:
                return platform_driver_register(&gpio_driver);
2251 +}
2251 +}
2252 +postcore_initcall(gpio_init);
2253 +
2254 +void __init at32_init_gpio(struct platform_device *pdev)
2255 +{
2256 + struct resource *regs;
2257 \\ 2258
      +
                 struct gpio_device *gpio;
      +
      +
2259
                 if (pdev->id > MAX_NR_GPIO_DEVICES) {
                           dev_err(&pdev->dev, "only %d GPIO devices supported\n",
MAX_NR_GPIO_DEVICES);
2260
      +
      +
2261
      +
2262
                            return;
2263
      ++
                 }
2264
2265
      +
                 gpio = &gpio_dev[pdev->id];
2266
      ++
                 snprintf(gpio->name, sizeof(gpio->name), "gpio%d", pdev->id);
2267
2268
                 regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
\begin{array}{c|c} 2269 \\ 2270 \\ + \end{array}
                 if (!regs) {
                            dev_err(&pdev->dev, "no mmio resource defined\n");
2271
                            return;
2272 +
                 }
```

```
\begin{vmatrix} 2270 \\ 2274 \\ + 2275 \end{vmatrix} +
                              gpio->clk = clk_get(&pdev->dev, "mck");
if (IS_ERR(gpio->clk))
 2276 +
                                                  /*
                                                   * This is a fatal error, but if we continue we might
* be so lucky that we manage to initialize the
* console and display this message...
 2277
           +
 2278
 2279
           +
 2280
           +
                                                     */
 2281
                                                 dev_err(&pdev->dev, "no mck clock defined\n");
 2282
           +
+
                              else
 2283
                                                 clk_enable(gpio->clk);
 2284
           +
                              gpio->pdev = pdev;
gpio->regs = ioremap(regs->start, regs->end - regs->start + 1);
\begin{array}{c|c} 2285 \\ 2286 \\ + \end{array}
 2287
           +
                             /* start with irqs disabled and acked */
gpio_writel(gpio, IERC, ~OUL);
(void) gpio_readl(gpio, IER);
 2288
           +
 2289
           +
 2290
           +
2290 + (void) gpio_read(gpio, 1Ek);

2291 +}

2292 diff --git a/arch/avr32/mach-at32uc3a/gpio.h b/arch/avr32/mach-at32uc3a/gpio.h

2293 new file mode 100644

2294 index 0000000..5016db9

2295 --- /dev/null
 2296
           +++ b/arch/avr32/mach-at32uc3a/gpio.h
2297 @@ -0,0 +1,77 @@
2298 +/*
2299 + * Atmel GPIO Port Multiplexer support
2300 + *
2301 + * Copyright (C) 2004-2006 Atmel Corporation
 2302
           + *
2302 + *

2303 + * This program is free software; you can redistribute it and/or modify

2304 + * it under the terms of the GNU General Public License version 2 as

2305 + * published by the Free Software Foundation.

2306 + */
           +#ifndef __ARCH_AVR32_AT32UC_GPI0_H__
+#define __ARCH_AVR32_AT32UC_GPI0_H__
 2307
 2308
 2309
           +
2309 +

2310 +/* PIO register offsets */

2311 +#define GPIO_GPER

2312 +#define GPIO_GPERS

2313 +#define GPIO_GPERC

2314 +#define GPIO_GPERT

2315
                                                                                                                                  0 x 0 0
                                                                                                                                  0 \times 04
                                                                                                                                  0x08
                                                                                                                                  0x0c
2315 +#define GPIO_PMRO
2316 +#define GPIO_PMROS
2317 +#define GPIO_PMROC
                                                                                                                                  0 \pm 10
                                                                                                                                  0 \ge 14
                                                                                                                                  0x18
2318 +#define GPI0_PMR0T
2319 +#define GPI0_PMR1
                                                                                                                                  0 \times 1 c
                                                                                                                                  0x20
 2320 +#define GPI0_PMR1S
                                                                                                                                  0x24
2321 +#define GPI0_PMR1C
2322 +#define GPI0_PMR1T
2323 +#define GPI0_0DER
                                                                                                                                 0 \times 28
                                                                                                                                  0x2c
                                                                                                                                  0 \ge 40
2324 +#define GPI0_ODERS
2325 +#define GPI0_ODERC
2326 +#define GPI0_ODERT
                                                                                                                                  0x44
                                                                                                                                  0x48
                                                                                                                                  0 \times 4 c
2327 +#define GPIO_OVR
2328 +#define GPIO_OVRS
2329 +#define GPIO_OVRC
                                                                                                                                 0x50
                                                                                                                                  0x54
                                                                                                                                  0x58
2330 +#define GPI0_OVRT
2331 +#define GPI0_PVR
2332 +#define GPI0_PVR
2333 +#define GPI0_PUER
2333 +#define GPI0_PUER
                                                                                                                                  0x5c
                                                                                                                                  0x60
                                                                                                                                  0x70
2333 +#define GPIO_PUEKS
2334 +#define GPIO_PUERC
2335 +#define GPIO_PUERT
2336 +#define GPIO_ODMERS
2337 +#define GPIO_ODMERS
2338 +#define GPIO_ODMERC
2339 +#define GPIO_ODMERT
2340 +#define GPIO_IER
                                                                                                                                  0x74
                                                                                                                                  0x78
                                                                                                                                  0x7c
                                                                                                                                  0x80
                                                                                                                                  0x84
                                                                                                                                  0x88
                                                                                                                                  0x8c
2339 +#define GPI0_LER
2340 +#define GPI0_LER
2341 +#define GPI0_LERS
2342 +#define GPI0_LERC
                                                                                                                                  0x90
                                                                                                                                  0x94
                                                                                                                                  0x98
2342 +#define GPI0_ILLS
2343 +#define GPI0_IERT
2344 +#define GPI0_IMR0
2345 +#define GPI0_IMR0S
                                                                                                                                  0x9c
                                                                                                                                  0xa0
                                                                                                                                  0xa4
2345) +#define GPI0_IMROS
2346 +#define GPI0_IMROC
2347 +#define GPI0_IMROT
2348 +#define GPI0_IMR1
2349 +#define GPI0_IMR1
                                                                                                                                  0xa8
                                                                                                                                  0xac
                                                                                                                                 0xb0
                                                                                                                                  0xb4
2350 +#define GPI0_IMR1C
2351 +#define GPI0_IMR1T
2352 +#define GPI0_GFER
                                                                                                                                  0xb8
                                                                                                                                 0xbc
                                                                                                                                  0xc0
2353 +#define GPI0_GFERS
2354 +#define GPI0_GFERC
2355 +#define GPI0_GFERT
2356 +#define GPI0_IFR
                                                                                                                                  0xc4
                                                                                                                                 0 \times c 8
                                                                                                                                  0xcc
                                                                                                                                 0xd0
```

2273 +

```
2357 +#define GPI0_IFRC
                                                                                                                                         0xd8
 2358
            +
  2359
 2360 +/* Bit manipulation macros */
2361 +#define GPI0_BIT(name)
2362 +#define GPI0_BF(name,value)
                                                                                                                                          (1 << GPIO_##name##_OFFSET)</pre>
                                                                                                                                         (((value) & ((1 << GPIO_##name##_SIZE) - 1)) << GPIO_##
            name##_OFFSET)
+#define GPIO_BFEXT(name,value)
 2363
                                                                                                                                         (((value) >> GPIO ##name## OFFSET) & ((1 << GPIO ##name
                       ##_SIZE)
                                                   1))
##_SIZE) - 1))
2364
+#define GPI0_BFINS(name,value,old)
name##_OFFSET)) | GPI0_BF(name,value))
                                                                                                                                         (((old) & ~(((1 << GPIO_##name##_SIZE) - 1) << GPIO_##
 2365
2366 +/* Register access macros */
2367 +#define gpio_readl(port,reg)
2368 + __raw_readl((port)->regs + GPIO_##reg)
2369 +#define gpio_writel(port,reg,value)
2370 + __raw_writel((value), (port)->regs + GPIO_##reg)
2371 + __raw_writel((value), (port)->regs + GPIO_##reg)
                                                                                                                                                                                \
                                                                                                                                                                                \
 2371
 2372 +void at32_init_gpio(struct platform_device *pdev);
 2373
2373 +
2374 +#endif /* __ARCH_AVR32_AT32UC_GPI0_H__ */
2375 diff --git a/arch/avr32/mach-at32ap/hmatrix.c b/arch/avr32/mach-at32uc3a/hmatrix.c
2376 similarity index 100%
2377 copy from arch/avr32/mach-at32ap/hmatrix.c
2378 copy to arch/avr32/mach-at32uc3a/hmatrix.c
2379 diff --git a/arch/avr32/mach-at32ap/hsmc.c b/arch/avr32/mach-at32uc3a/hsmc.c
2380 similarity index 100%
2381 corr from arch/avr32/mach-at32ap/hsmc.c
2380 similarity index 100%
2381 copy from arch/avr32/mach-at32ap/hsmc.c
2382 copy to arch/avr32/mach-at32uc3a/hsmc.c
2383 diff --git a/arch/avr32/mach-at32ap/hsmc.h b/arch/avr32/mach-at32uc3a/hsmc.h
2384 similarity index 100%
2385 copy from arch/avr32/mach-at32ap/hsmc.h
2386 copy to arch/avr32/mach-at32uc3a/hsmc.h
2387 diff --git a/arch/avr32/mach-at32uc3a/include/mach/at32uc3a0xxx.h b/arch/avr32/mach-at32uc3a/include/
mach/at32uc3a0xxx.h
2388 nou file mode 100644
 2388 new file mode 100644
 2389 index 0000000..76783d0
2390 --- /dev/null
            +++ b/arch/avr32/mach-at32uc3a/include/mach/at32uc3a0xxx.h
 2391
 2392 @@ -0,0 +1,78 @@
2393 +/*
2394 + * Pin definitions for AT32AP7000.
 2395 + *
2396 + * Copyright (C) 2006 Atmel Corporation
2397 + *
 2398 + * This program is free software; you can redistribute it and/or modify 2399 + * it under the terms of the GNU General Public License version 2 as
            + * published by the Free Software Foundation.
+ */
 2400
 2401
 2402 +#ifndef __ASM_ARCH_AT32UC3AOXXX_H__
2403 +#define __ASM_ARCH_AT32UC3AOXXX_H__
 2404
            +
2404 +#define GPI0_PERIPH_A 0
2406 +#define GPI0_PERIPH_B 1
2407 +#define GPI0_PERIPH_C 2
2408 +
2408 +
2409 +/*
2410 + * Pin numbers identifying specific GPIO pins on the chip. They can
2410 + * also be converted to IRQ numbers by passing them through
2412 + * gpio_to_irq().
2413 + */
2414 +#define GPIO_PIOA_BASE (O)
2415 +#define GPIO_PIOB_BASE (GPIO_PIOA_BASE + 32)
2416 +#define GPIO_PIOC_BASE (GPIO_PIOB_BASE + 32)
2416 +#define GPIO_PIOD_BASE (GPIO_PIOC_BASE + 32)
2417 +#define GPIO_PIOD_BASE (GPIO_PIOC_BASE + 32)
2418 +#define GPIO_PIOE_BASE (GPIO_PIOD_BASE + 32)
2419 +
            +
 2419
2410 +#define GPIO_PIN_PA(N) (GPIO_PIOA_BASE + (N))
2421 +#define GPIO_PIN_PB(N) (GPIO_PIOB_BASE + (N))
2422 +#define GPIO_PIN_PC(N) (GPIO_PIOD_BASE + (N))
2423 +#define GPIO_PIN_PD(N) (GPIO_PIOD_BASE + (N))
2424 +#define GPIO_PIN_PD(N) (GPIO_PIOD_BASE + (N))
 2424 +#define GPI0_PIN_PE(N) (GPI0_PI0E_BASE + (N))
 2425
 2426
 2427 +/* 2427 +/* 2428 + * DMAC peripheral hardware handshaking interfaces, used with dw_dmac 2429 + */
2429 + */
2430 +#define DMAC_MCI_RX
2431 +#define DMAC_MCI_TX
2432 +#define DMAC_DAC_TX
2433 +#define DMAC_AC97_A_RX
2434 +#define DMAC_AC97_A_TX
2435 +#define DMAC_AC97_B_RX
2436 +#define DMAC_AC97_B_TX
                                                                                              0
                                                                                              1
                                                                                              2
                                                                                              3
                                                                                              4
                                                                                              5
                                                                                              6
```

```
2437 +#define DMAC_DMAREQ_0
2438 +#define DMAC_DMAREQ_1
2439 +#define DMAC_DMAREQ_2
2440 +#define DMAC_DMAREQ_3
                                                           7
                                                           8
                                                           10
2441
       +
       +/* HSB masters */
2442
2442 +/* nSb masters */
2443 +#define HMATRIX_MASTER_CPU_DATA
2444 +#define HMATRIX_MASTER_CPU_INSTRUCTIONS
2445 +#define HMATRIX_MASTER_CPU_SAB
2446 +#define HMATRIX_MASTER_PDCA
                                                                                                  0
                                                                                                  1
                                                                                     2
                                                                                     3
       +#define HMATRIX_MASTER_MACB_DMA
2447
                                                                                                  4
2448 +#define HMATRIX_MASTER_USBB_DMA
                                                                                                  5
\begin{array}{c|c} 2449 \\ 2450 \\ + \end{array}
       +/* HSB slaves */
2451 +#define HMATRIX_SLAVE_INT_FLASH
2452 +#define HMATRIX_SLAVE_HSB_PB_BRO
                                                                                                  0
                                                                                     1
2452 | +#define HMAIRIA_DLAVE_NDD_FD_DRV
2453 | +#define HMATRIX_SLAVE_HSB_PB_BR1
2454 | +#define HMATRIX_SLAVE_INT_SRAM
2455 | +#define HMATRIX_SLAVE_USBB_DPRAM
2456 | +#define HMATRIX_SLAVE_EBI
                                                                                     2
                                                                                      3
                                                                                     4
                                                                                     5
2457
2458
2459
       +/* Bits in HMATRIX SFR5 (EBI)
2460 +#define HMATRIX_EBI_SDRAM_ENABLE
                                                                                     (1 << 1)
2461
       +
2462
       +/*
2463 + * Base addresses of controllers that may be accessed early by 2464 + * platform code. 2465 + */
2466 +#define PM_BASE
                                                           0xffff0c00
2467 +#define HMATRIX_BASE 0xfffe1000
2468 +#define SDRAMC_BASE 0xfffe2000
2468
2469
2470
2471 diff --git a/arch/avr32/mach-at32ap/include/mach/board.h b/arch/avr32/mach-at32uc3a/include/mach/board.h
2472 similarity index 93%
2473 copy from arch/avr32/mach-at32ap/include/mach/board.h
2474 copy to arch/avr32/mach-at32uc3a/include/mach/board.h
       index aafaf7a..e60e907 100644
2475
2476
       --- a/arch/avr32/mach-at32ap/include/mach/board.h
+++ b/arch/avr32/mach-at32uc3a/include/mach/board.h
2477
2478 @@ -14,14 +14,8 @@
          */
2479
2480
        extern unsigned long at32 board osc rates[];
2481
2482
       - * This used to add essential system devices, but this is now done
- * automatically. Please don't use it in new board code.
2483
2484
       - */
2485
2486
       -static inline void __deprecated at32_add_system_devices(void)
2487
       -{
2488
2489
       - }
2490
       +/* Add basic devices: system manager, interrupt controller, portmuxes, etc. */
2491 +void at32_add_system_devices(void);
2492
        #define ATMEL_MAX_UART 4
2493
       extern struct platform_device *atmel_default_console_device;
@@ -49,7 +43,7 @@ struct atmel_lcdfb_info;
struct platform_device *
2494
2495
2496
        at32_add_device_lcdc(unsigned int id, struct atmel_lcdfb_info *data,
unsigned long fbmem_start, unsigned long fbmem_len,
- u64 pin_mask);
2497
2498
2499
2500 +
                                         unsigned int pin_config);
2501
2502 struct usba_platform_data;
2503 struct platform_device *
2504 diff --git a/arch/avr32/mach-at32ap/include/mach/chip.h b/arch/avr32/mach-at32uc3a/include/mach/chip.h
2505 similarity index 87%
2506 copy from arch/avr32/mach-at32ap/include/mach/chip.h
2507 copy to arch/avr32/mach-at32uc3a/include/mach/chip.h
       index 5efca6d..b29e191 100644
--- a/arch/avr32/mach-at32ap/include/mach/chip.h
+++ b/arch/avr32/mach-at32uc3a/include/mach/chip.h
2508
2509
2510
2511 @@ -12,6 +12,8 @@
2512
2513
       #if defined(CONFIG_CPU_AT32AP700X)
       # include <mach/at32ap700x.h>
+#elif defined(CONFIG_CPU_AT32UC3A0XXX)
+# include <mach/at32uc3a0xxx.h>
2514
2515
2516
       #else
2517
       # error Unknown chip type selected
#endif
2518
2519
2520 diff --git a/arch/avr32/mach-at32ap/include/mach/cpu.h b/arch/avr32/mach-at32uc3a/include/mach/cpu.h
```

```
2521| similarity index 100%
         copy from arch/avr32/mach-at32ap/include/mach/cpu.h
2522
2523 copy to arch/avr32/mach-at32uc3a/include/mach/cpu.h
2524 diff --git a/arch/avr32/mach-at32ap/include/mach/gpio.h b/arch/avr32/mach-at32uc3a/include/mach/gpio.h
2525 similarity index 100%
2526 copy from arch/avr32/mach-at32ap/include/mach/gpio.h
2527 copy to arch/avr32/mach-at32uc3a/include/mach/gpio.h
2528 diff --git a/arch/avr32/mach-at32ap/include/mach/hmatrix.h b/arch/avr32/mach-at32uc3a/include/mach/
                  hmatrix.h
2529
         similarity index 100%
2531 copy from arch/avf32/macn-at32ap/include/mach/hmatrix.h
2531 copy to arch/avr32/mach-at32uc3a/include/mach/hmatrix.h
2532 diff --git a/arch/avr32/mach-at32ap/include/mach/init.h b/arch/avr32/mach-at32uc3a/include/mach/init.h
2533 similarity index 100%
2535 similarity index 100%
2534 copy from arch/avr32/mach-at32ap/include/mach/init.h
2535 copy to arch/avr32/mach-at32uc3a/include/mach/init.h
2536 diff --git a/arch/avr32/mach-at32ap/include/mach/io.h b/arch/avr32/mach-at32uc3a/include/mach/io.h
2537 similarity index 100%
2538 copy from arch/avr32/mach-at32ap/include/mach/io.h
2539 copy to arch/avr32/mach-at32uc3a/include/mach/io.h
2540 diff --git a/arch/avr32/mach-at32ap/include/mach/i
2540 diff --git a/arch/avr32/mach-at32ap/include/mach/irq.h b/arch/avr32/mach-at32uc3a/include/mach/irq.h
2541 similarity index 100%
2542
         copy from arch/avr32/mach-at32ap/include/mach/irq.h
2543 copy to arch/avr32/mach-at32uc3a/include/mach/irq.h
2544 diff --git a/arch/avr32/mach-at32up/include/mach/pm.h b/arch/avr32/mach-at32uc3a/include/mach/pm.h
2545 similarity index 100%
2546 copy from arch/avr32/mach-at32ap/include/mach/pm.h
2547 copy to arch/avr32/mach-at32uc3a/include/mach/pm.h
2548 diff --git a/arch/avr32/mach-at32ap/include/mach/portmux.h b/arch/avr32/mach-at32uc3a/include/mach/
                  portmux.h
2549 similarity index 79%
2550 copy from arch/avr32/mach-at32ap/include/mach/portmux.h
2551 copy to arch/avr32/mach-at32uc3a/include/mach/portmux.h
2552 index 21c7937..ae3b9df 100644
2553 --- a/arch/avr32/mach-at32ap/include/mach/portmux.h
2553
         +++ b/arch/avr32/mach-at32uc3a/include/mach/portmux.h
2554
2555 (00 -19,12 +19,11 00
2555 (00 -19,12 +19,11 00
2556 #define AT32_GPIOF_OUTPUT
2557 #define AT32_GPIOF_HIGH
2558 #define AT32_GPIOF_DEGLITCH
                                                                                         002/* (OUT) Enable output driver */<br/>0x00000004/* (OUT) Set output high */008/* (IN) Filter glitches */010/* Enable multidriver option */
                                                                         0x0000002
                                                                        0x00000008
2559
                                                 MULTIDRV
                                                                         0 \times 00000010
         -#define AT32
                                      GPIOF
         +#define AT32_GPIOF_OPENDRAIN
                                                                      0x0000010
                                                                                                         /* Enable open drain mode option */
2560
2561
2562 -void at32_select_periph(unsigned int port, unsigned int pin,
2563 - unsigned int periph, unsigned long flags);
2564 +void at32_select_periph(unsigned int pin, unsigned int periph,
2565 + unsigned long flags);
          void at32_select_gpio(unsigned int pin, unsigned long flags);
2566
         -void at32_deselect_pin(unsigned int pin)
void at32_reserve_pin(unsigned int pin);
                                                                                   pin);
2567
2568
2569
         #endif /* __ASM_ARCH_PORTMUX_H__ */
diff --git a/arch/avr32/mach-at32ap/include/mach/smc.h b/arch/avr32/mach-at32uc3a/include/mach/smc.h
2570
2571
         similarity index 100%
2572
2573 copy from arch/avr32/mach-at32ap/include/mach/smc.h
2574 copy to arch/avr32/mach-at32uc3a/include/mach/smc.h
2575 diff --git a/arch/avr32/mach-at32ap/include/mach/sram.h b/arch/avr32/mach-at32uc3a/include/mach/sram.h
2576 similarity index 100%
2577 copy from arch/avr32/mach-at32ap/include/mach/sram.h
2578 copy to arch/avr32/mach-at32uc3a/include/mach/sram.h
2579 diff --git a/arch/avr32/mach-at32ap/intc.c b/arch/avr32/mach-at32uc3a/intc.c
2580 similarity index 100%
2591 corr from arch/avr32/mach-at32ap/intc.c
        Similarity index 100%
copy from arch/avr32/mach-at32ap/intc.c
copy to arch/avr32/mach-at32uc3a/intc.c
diff --git a/arch/avr32/mach-at32ap/intc.h b/arch/avr32/mach-at32uc3a/intc.h
similarity index 100%
2581
2582
2583
2584
2585 copy from arch/avr32/mach-at32ap/intc.h
2586 copy to arch/avr32/mach-at32uc3a/intc.h
2587 diff --git a/arch/avr32/mach-at32ap/pdc.c b/arch/avr32/mach-at32uc3a/pdca.c
2588 similarity index 75%
2589 copy from arch/avr32/mach-at32ap/pdc.c
2590 copy to arch/avr32/mach-at32uc3a/pdca.c
2590 copy to arch/avr32/mach-at32uc3a/pdca.c
2591 index 61ab15a..17a48e1 100644
2592 --- a/arch/avr32/mach-at32ap/pdc.c
2503
         +++ b/arch/avr32/mach-at32uc3a/pdca.c
2594 @@ -11,7 +11,7 @@
2595 #include <linux/init.h>
2596 #include <linux/platform_device.h>
2597
         -static int __init pdc_probe(struct platform_device *pdev)
+static int __init pdca_probe(struct platform_device *pdev
2598
2599
                                                                                                                    *pdev)
2600
          ſ
2601
                         struct clk *pclk, *hclk;
2602
```

```
2603 00 -34,14 +34,15 00 static int __init pdc_probe(struct platform_device *pdev)
2604
                                return 0;
 2605
             }
2606
           -static struct platform_driver pdc_driver = {
+static struct platform_driver pdca_driver =
2607
 2608
                                .probe
                                                                            = pdca_probe,
= {
= "pdc",
2609 +
2610
                                 .driver
 2611
                                                      .name
                                                                         = "pdca",
2612 +
                                                      .name
2613
                                 },
 2614
             };
2615
2616 -static int __init pdc_init(void)
2617 +static int __init pdca_init(void)
\begin{array}{c|c} 2618 \\ 2618 \\ 2619 \\ - \end{array}
                                 return platform_driver_probe(&pdc_driver, pdc_
return platform_driver_register(&pdca_driver);
                                                                                                                                                pdc_probe);
2620 +
2620 + return platform_driver_register(&pdca_driver);
2621 }
2622 -arch_initcall(pdc_init);
2623 +arch_initcall(pdca_init);
2624 diff --git a/arch/avr32/mach-at32ap/pm-at32ap700x.S b/arch/avr32/mach-at32uc3a0xxx.S
2625 similarity index 100%
2626 copy from arch/avr32/mach-at32ap/pm-at32ap700x.S
2627 copy to arch/avr32/mach-at32ap/pm-at32uc3a0xxx.S
2628 diff --git a/arch/avr32/mach-at32ap/pm.c b/arch/avr32/mach-at32uc3a/pm.c
2629 similarity index 100%
2630 copy from arch/avr32/mach-at32ap/pm.c
2029 similarity index 100%
2630 copy from arch/avr32/mach-at32ap/pm.c
2631 copy to arch/avr32/mach-at32uc3a/pm.c
2632 diff --git a/arch/avr32/mach-at32ap/pm.h b/arch/avr32/mach-at32uc3a/pm.h
2633 similarity index 100%
2634 copy from arch/avr32/mach-at32ap/pm.h
2635 copy to arch/avr32/mach-at32ap/pm.h
2636 diff --git a/arch/avr32/mach-at32ap/sdrame h b/arch/avr32/mach-at32uc3a/pm.h
2636 diff --git a/arch/avr32/mach-at32ap/sdramc.h b/arch/avr32/mach-at32uc3a/sdramc.h
2637 similarity index 100%
2638 copy from arch/avr32/mach-at32ap/sdramc.h
2639 copy to arch/avr32/mach-at32uc3a/sdramc.h
```

#### D.29 Board support for ATEVK1100

```
commit 6677f489f529d76a17c5ab6900f81dbcfbc8b5d1
        Author: Gunnar Rangoy <gunnar@rangoy.com>
Date: Tue May 5 14:23:43 2009 +0200
  2
  \overline{3}
  4
  5
                      AVR32: Board support for ATEVK1100
  6
  7
        diff --git a/arch/avr32/Kconfig b/arch/avr32/Kconfig
        index 631d388..fcec5a1 100644
--- a/arch/avr32/Kconfig
  8
  ğ
        10
11
12
 13
                                   select CPU_AT32AP7000
14
15
        + config BOARD_ATEVK1100
+ bool "ATEVK1100 Evaluation Kit"
+ select CPU_AT32UC3AOXXX
 16
17
18
 19
           endchoice
20
\overline{21}
            source "arch/avr32/boards/atstk1000/Kconfig"
        diff --git a/arch/avr32/Maker
index ad1dd87..0a8c3eb 100644
--- a/arch/avr32/Makefile
22
                             -git a/arch/avr32/Makefile b/arch/avr32/Makefile
23
\overline{24}
        --- a/arch/avr32/Makefile

00 -51,6 +51,7 00 core -$ (CONFIG_BOARD_ATSTK1000)

core -$ (CONFIG_BOARD_ATNGW100) += arch/

core -$ (CONFIG_BOARD_FAVR_32) += arch/

core -$ (CONFIG_BOARD_MIMC200) += arch/

+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ core -$ (CONFIG_BOARD_MIMC200) += arch/
+ cor
\frac{25}{26}
                                                                                                                                                                                                                                += arch/avr32/boards/atstk1000/
                                                                                                                                           += arch/avr32/boards/atngw100/
+= arch/avr32/boards/favr-32/
27
28
\frac{20}{29}
                                                                                                                                               += arch/avr32/boards/mimc200/
                                                                                                                                               += arch/avr32/boards/atevk1100/
30
31
           core-$(CONFIG_LOADER_U_BOOT)
                                                                                                                                               += arch/avr32/boot/u-boot/
                                                                                                                                               += arch/avr32/kernel/
32
           core-v
33
            core-y
                                                                                                                                                 += arch/avr32/mm/
34
        diff --git a/arch/avr32/boards/atevk1100/Makefile b/arch/avr32/boards/atevk1100/Makefile
35 new file mode 100644
36 index 0000000..beee577
          --- /dev/null
37
         +++ b/arch/avr32/boards/atevk1100/Makefile
38
39 @@ -0,0 +1 @@
```

```
+= setup.o
-git a/arch/avr32/boards/atevk1100/setup.c b/arch/avr32/boards/atevk1100/setup.c
 40 + obj-y
41 diff -
 42 new file mode 100644
43 index 0000000..4eba3de
 44
      --- /dev/null
      +++ b/arch/avr32/boards/atevk1100/setup.c
 45
 46 @@ -0,0 +1,121 @@
      +/*
+ * Board-specific setup code for the ATEVK1100 Evaluation Kit
 47
 48
 50 + *

50 + *

50 + * Copyright (C) 2005-2006 Atmel Corporation

51 + *
     + * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+#include <linux/clk.h>
 52 \\ 53
 54
 55
 56
      +#include <linux/etherdevice.h>
 57
 58 +#include <linux/irq.h>
59 +#include <linux/i2c.h>
      +#include <linux/i2c-gpio.h>
 60
 61 +#include <linux/init.h>
62 +#include <linux/linkage.h>
 63 +#include <linux/platform_device.h>
64 +#include <linux/types.h>
65 +#include <linux/types.h>
      +#include <linux/spi/spi.h>
 66
 \begin{array}{c} 67 \\ 68 \end{array}
 69 +#include <asm/atmel-mc
69 +#include <asm/io.h>
70 +#include <asm/setup.h>
71 +
      +#include <asm/atmel-mci.h>
 72
      +#include <mach/at32uc3a0xxx.h>
 73 +#include <mach/board.h>
74 +#include <mach/init.h>
 75
76
77
      +#include <mach/portmux.h>
      +
      +/* Oscillator frequencies. These are board-specific */
      +unsigned long at32_board_osc_rates[3] = {
+ [0] = 32768, /* 32.768 kHz on RTC osc */
+ [1] = 12000000, /* 12 MHz on osc0 */
 \overline{78}
      +
 \begin{array}{c|c} 79 \\ 80 \end{array}
      +
 81
                     [2] = 0,
 82 +};
83 +/* Initialized by bootloader-specific startup code. */
84 +struct tag *bootloader_tags __initdata;
 85
      +
 86
      +static struct eth_platform_data __initdata eth_data = {
      +
                    .is_rmii
 87
                                              = 1,
 88 +};
89 +
 90
      +static struct spi_board_info spi0_board_info[] __initdata = {
 91
      +
                     {
      +
 92
                                                               = "mtd_dataflash",
                                   .modalias
                                   .max_speed_hz = 8000000,
 93
      +
                                                               = 0,
 94 +
95 +
                                   .chip_select
                    },
 96 +};
97 +

    98
    +void __init setup_board(void)

    99
    +{

    100
    +
    at32_map_usart(0, 0);

                   at32_map_usart(0, 0); /* US
at32_setup_serial_console(0);
                                                               /* USART 0: /dev/ttyS0, DB9 */
      +
101
102 +}
103 +
      104

\begin{array}{c|c}
101 \\
105 \\
+ \\
106 \\
+
\end{array}

                    { .neme = "led2", .gpio = GPIO_PIN_PB(28), .active_low = 1, },
/* Disabled, as it sits on the CS2, which is used for SRAM.
{ .name = "led3", .gpio = GPIO_PIN_PB(29), .active_low = 1, },
*/
      +
107
108
      +
+
+
109
110
      +
+
111
                    */
{ .name = "led4", .gpio = GPIO_PIN_PB(30), .active_low = 1, },
{ .name = "led5r", .gpio = GPIO_PIN_PB(19), .active_low = 1, },
{ .name = "led5g", .gpio = GPIO_PIN_PB(20), .active_low = 1, },
{ .name = "led6r", .gpio = GPIO_PIN_PB(21), .active_low = 1, },
{ .name = "led6g", .gpio = GPIO_PIN_PB(22), .active_low = 1, },
112
      +
113
      +
+
114
115
116
      +
117 +};
118 +
110 + static const struct gpio_led_platform_data evk1100_led_data = {
120 + .num_leds = ARRAY_SIZE(evk1100_leds),
121 + .leds = (void *) evk1100_leds,
122
     +};
123
      +
```

### Appendix E

# PDCA, SPI and DataFlash support

```
diff --git a/arch/avr32/boards/atevk1100/setup.c b/arch/avr32/boards/atevk1100/setup.c
index 5d8dca0..8505b45 100644
--- a/arch/avr32/boards/atevk1100/setup.c
 \frac{1}{2}
 3
     +++ b/arch/avr32/boards/atevk1100/setup.c
@@ -46,11 +46,17 @@ static struct eth_platform_data __initdata eth_data = {
 \frac{4}{5}
 6
     };
 7 \\ 8 \\ 9
     static struct spi_board_info spi0_board_info[] __initdata = {
10 +};
11 +

    \begin{array}{c}
      11 \\
      12 \\
      13
    \end{array}

     +static struct spi_board_info spi1_board_info[] __initdata = {
     +
         /*
14
                   {
15
                                 .modalias
                                                             = "mtd_dataflash",

    16
    17

                                                            = 8000000,
                                 .max_speed_hz
                                                             = 0,
                                 .chip_select
18
                   },
     + */
};
19
20
21
22
23
24
25
26
     at32_add_device_spi(0, spi0_board_info, ARRAY_SIZE(spi0_board_info));
at32_add_device_spi(1, spi1_board_info, ARRAY_SIZE(spi1_board_info));
at32_add_device_usba(0, NULL);
\frac{1}{27}
28
     +
\overline{29}
     for (i = 0; i < ARRAY_SIZE(evk1100_leds); i++) {
  diff --git a/arch/avr32/mach-at32ap/include/mach/pdma.h b/arch/avr32/mach-at32ap/include/mach/pdma.h</pre>
30
\begin{array}{c} 31 \\ 32 \end{array}
     new file mode 100644
33
     index 0000000..b798dc7

    34 \\
    35

     --- /dev/null
     +++ b/arch/avr32/mach-at32ap/include/mach/pdma.h
36
    @@ -0,0 +1,9 @@
    (0 -0,0 +1,5 co
+/*
+ * Peripheral DMA abstraction layer for AP7000.
+ */
+#ifndef __ASM_ARCH_PDMA_H__
+#define __ASM_ARCH_PDMA_H__
+
\begin{array}{c} 37\\ 38 \end{array}
39
40
\overline{41}
\frac{42}{43}
     ++
44
     +
    +#endif /* __ASM_ARCH_PDMA_H__ */
diff --git a/arch/avr32/mach-at32uc3a/at32uc3a0xxx.c b/arch/avr32/mach-at32uc3a/at32uc3a0xxx.c
index f6af725..f488ef9 100644
--- a/arch/avr32/mach-at32uc3a/at32uc3a0xxx.c

45
46
47
48
     +++ b/arch/avr32/mach-at32uc3a/at32uc3a0xxx.c
@@ -23,6 +23,7 @@
#include <mach/at32uc3a0xxx.h>
49
50
51
      #include <mach/board.h>
#include <mach/hmatrix.h>
52
5\overline{3}
54
     +#include <mach/pdma.h>
     #include <mach/portmux.h>
#include <mach/sram.h>
55
56
```

```
\frac{57}{58}
    @@ -55,6 +56,18 @@
 59
                         .name
                                              = _name,
= IORESOURCE_IRQ,
 60
                         .flags
                                                                              1
 61
              }
    +#define PDCA_RX(num)
 62
 63
               {
    +
+
+
 64
                         .start
                                              = num,
 65
                                              = num
                         .end
 66
67
                                              = IORESOURCE_PDCA_RX,
    +++
                         .flags
              }
 68
    +#define PDCA_TX(num)
 69
70
    +
+
               {
                                              = num,
                         .start
 71
72
73
                                              = num,
    +
                         .end
                                              = IORÉSOURCE_PDCA_TX,
    +
+
                         .flags
              }
 74
75
76
    /* REVISIT these assume *every* device supports DMA, but several
 * don't ... tc, smc, pio, rtc, watchdog, pwm, ps2, and more.
@@ -707,11 +720,17 @@ static struct clk smc0_mck = {
 77
78
79
              .index
                                   = 6.
     }:
 80
    81
 82
    +};
 83
     static struct platform_device pdca_device = {
    .name = "pdca",
    .id = 0,
 \frac{84}{85}
 86
              .resource = pdca_resource,
.num_resources = ARRAY_SIZE(pdca_resource),
 \begin{array}{c} 87\\88 \end{array}
    +
    +
                                                                             Ń
 89
     };
    DEV_CLK(pclk, pdca, pba, 2);
+DEV_CLK(hclk, pdca, hsb, 5);
 90
 91
 92
 93
     /*
                                 _____
                                                    _____
 94
       * HMATRIX
    95
 96
 97
              IRQ(9),
PDCA_RX(7),
PDCA_TX(15),
 98
 99
    +
100
    +
101
     };
    102
103
104
105
106
              IRQ(10),
PDCA_RX(8),
PDCA_TX(16),
107
108
    +
    +
109
    110
111
112
113
              &smc0_pclk,
114
115
              &smc0_mck,
&pdca_pclk,
116
    +
              &pdca_hclk,
&at32_ocd0_clk,
117
118
119
               &gpio0_mck,
             &gpio1_mck,
git a/arch/avr32/mach-at32uc3a/gpio.c b/arch/avr32/mach-at32uc3a/gpio.c
120
121
    diff --
    index 62600f6..c6c9f9f 100644
--- a/arch/avr32/mach-at32uc3a/gpio.c
+++ b/arch/avr32/mach-at32uc3a/gpio.c
122
123
124
125
    @@ -21,7 +21,11 @@
126
127
     #include "gpio.h"
128
    -#define MAX_NR_GPIO_DEVICES
+#include <mach/chip.h>
+#include <mach/pm.h>
+#include "pm.h"
129
                                                        5
130
131
132
133
134
    +#define MAX_NR_GPIO_DEVICES
                                                        4
135
136
     struct gpio_device {
    struct gpio_aevice (
    struct gpio_chip chip;
@0 -138,7 +142,7 @0 void __init at32_select_gpio(unsigned int pin, unsigned long flags)
    gpio_writel(gpio, PUERS, mask);
137
138
139
140
```

```
gpio_writel(gpio, PUERC, mask);
      -
      +
                                  if (flags & AT32_GPIOF_DEGLITCH)
                                               gpio_writel(gpio, GFERS, mask);
                                  else
147 00 -207,8 +211,15 00 static void gpio_set(struct gpio_chip *chip, unsigned offset, int value)
                    if (value)
                                  gpio_writel(gpio, OVRS, mask);
                    else
      _
                                 gpio_writel(gpio, OVRC, mask);
      ++
                    else {
                                  void *a;
      +
                                 u32 v;
      ++
                                 a = gpio->regs + GPI0_OVRC;
v = mask;
      +
      ++
                                  __raw_writel(v, a);
      +
                    }
       }
164
164
static int direction_output(struct gpio_chip *chip, unsigned offset, int value)
165
00 -446,6 +457,9 00 void __init at32_init_gpio(struct platform_device *pdev)
                    +
      +
                                 dev_err(&pdev->dev, "unable to map memory (%p, %u)\n", (void *)regs->start, regs->end -
             regs->start + 1);
      +
                    }
      /* start with irqs disabled and acked */
gpio_writel(gpio, IERC, -OUL);
diff --git a/arch/avr32/mach-at32uc3a/include/mach/pdca.h b/arch/avr32/mach-at32uc3a/include/mach/pdca.h
176 new file mode 100644
177 index 0000000..072e119
            /dev/null
      +++ b/arch/avr32/mach-at32uc3a/include/mach/pdca.h
180 @@ -0,0 +1,35 @@
181 +/*
181 +/*
182 + * PDCA registers and definitions.
183 + */
184 +#ifndef __ASM_ARCH_PDCA_H__
185 +#define __ASM_ARCH_PDCA_H__
      +#include <linux/io.h>
      +#define PDCA_MAR
                                                             0x00
      +#define PDCA_PSR
                                                             0 \ge 04
191 +#define PDCA_TCR
192 +#define PDCA_MARR
193 +#define PDCA_TCRR
                                                             0x08
                                                             0x0c
                                                             0x10
194 +#define PDCA_CR
195 +#define PDCA_MR
196 +#define PDCA_SR
                                                                           0 \times 14
                                                                           0x18
                                                                           0x1c
197 +#define PDCA_SLOT_SIZE
                                                            0 \times 40
198 +/* Bits in CR */
200 +#define PDCA_CR_TEN
201 +#define PDCA_CR_TDIS
202 +#define PDCA_CR_ECLR
                                                             0x0000001
                                                             0x0000002
                                                             0x00000100
      +
      +/* Bits in SR */
      +#define PDCA_SR_TEN
                                                             0x0000001
      +
      +extern void __iomem *pdca_regs;
      +
200 +#define pdca_readl(slot, reg) \
200 + #define pdca_readl(pdca_regs + slot * PDCA_SLOT_SIZE + PDCA_##reg)
211 +#define pdca_writel(slot, reg, value) \
212 + __raw_writel((value), pdca_regs + slot * PDCA_SLOT_SIZE + PDCA_##reg)
213 + __raw_writel((value), pdca_regs + slot * PDCA_SLOT_SIZE + PDCA_##reg)
214 + __raw_writel((value), pdca_regs + slot * PDCA_SLOT_SIZE + PDCA_##reg)
215 + __raw_writel((value), pdca_regs + slot * PDCA_SLOT_SIZE + PDCA_##reg)
216 + __raw_writel((value), pdca_regs + slot * PDCA_SLOT_SIZE + PDCA_##reg)
217 + __raw_writel((value), pdca_regs + slot * PDCA_SLOT_SIZE + PDCA_##reg)

215 +#endif /* __ASM_ARCH_PDCA_H__ */
216 diff --git a/arch/avr32/mach-at32uc3a/include/mach/pdma.h b/arch/avr32/mach-at32uc3a/include/mach/pdma.h
```

217 new file mode 100644 218 index 0000000..b74a2ce 219 --- /dev/null

```
220
   +++ b/arch/avr32/mach-at32uc3a/include/mach/pdma.h
```

141

142

143

144

145

146

148 149

150

151

152 $\begin{array}{c}153\\154\end{array}$ 

155

156

157

158159

160

161 162

163

166167 168

169

170

171

172

173174175

178 179

186

187 188

189

190

198

203 204

205

206 207

208

```
220 +++ D/arch/avioz/mach ==
221 @@ -0,0 +1,43 @@
222 +/*
223 + * Peripheral DMA abstraction layer for UC3A.
```

```
224 + */
225 +#if
      +#ifndef __ASM_ARCH_PDMA_H_
+#define __ASM_ARCH_PDMA_H_
226
227
       +
228
       +#include <linux/ioport.h>
+#include <mach/pdca.h>
229
230 +
231 +/* Resource types for PDCA RX peripheral ID and PDCA TX peripheral id. */
232 +#define IORESOURCE_PDCA_RX 0x00000e00
233 +#define IORESOURCE_PDCA_TX 0x00000f00
231
234
       +
      +struct pdma_channel {
+ /*
+ * The PDCA slotss we have allocated for RX & TX,
+ * The PDCA slotss we have allocated for that purpose
235
\begin{array}{c|c} 236 \\ 237 \\ + \end{array}
238
       +
                        *
                           or -1 if no slot is allocated for that purpose.
                       */
239
       +
                     int rx_slot;
int tx_slot;
       +
240
       +
241
242 +};
243 +
       +int pdma_init(struct pdma_channel *channel, struct platform_device *pdev);
244
245 +void pdma_release(struct pdma_channel *channel);
246 +
       +void pdma_set_rx(struct pdma_channel *channel, dma_addr_t addr, u32 counter);
247
248 +void pdma_set_next_rx(struct pdma_channel *channel, dma_addr_t addr, u32 counter);
249 +void pdma_set_tx(struct pdma_channel *channel, dma_addr_t addr, u32 counter);
250 +void pdma_set_next_tx(struct pdma_channel *channel, dma_addr_t addr, u32 counter);
251
251 +void pdma_enable_rx(struct pdma_channel *channel);
253 +void pdma_disable_rx(struct pdma_channel *channel);
254 +int pdma_rx_enabled(struct pdma_channel *channel);
255
      +void pdma_enable_tx(struct pdma_channel *channel);
+void pdma_disable_tx(struct pdma_channel *channel);
+int pdma_tx_enabled(struct pdma_channel *channel);
256
257
258
259
260 +u32 pdma_get_rx_counter(struct pdma_channel *channel);
261 +u32 pdma_get_tx_counter(struct pdma_channel *channel);
262
263
       +
203 +
264 +#endif /* __ASM_ARCH_PDMA_H__ */
265 diff --git a/arch/avr32/mach-at32uc3a/pdca.c b/arch/avr32/mach-at32uc3a/pdca.c
266 index 17a48e1..2ff7cfb 100644
267 --- a/arch/avr32/mach-at32uc3a/pdca.c
268 +++ b/arch/avr32/mach-at32uc3a/pdca.c
269 ac c ft c 100 4 ac
269 00 -6,15 +6,194 00
270 * published by the Free Software Foundation.
271 */
272
273
       +#include <linux/bitops.h>
274
       #include <linux/clk.h>
       #include <linux/err.h>
#include <linux/init.h>
275
276
277
       +#include <linux/mutex.h>
       #include <linux/platform_device.h>
+#include <mach/pdma.h>
278
279
280
281
       +void __iomem *pdca_regs;
282
283 +static DEFINE_MUTEX(pdca_lock);
284 +static unsigned long allocated_slots;
285 +
286
       +#define PDCA_SLOTS 15
287
       +
       +static int allocate_slot(void)
288
\begin{array}{c|c} 280 \\ 289 \\ 290 \\ + \end{array}
                     int slot;
291
       +
292
                      mutex_lock(&pdca_lock);
       +
+
+
                     slot = ffz(allocated_slots);
if (slot >= PDCA_SLOTS) {
        slot = -ENOSPC;
        printk(KERN_ERR "No free pdca slots.\n");
} else {
293
294
295
       + + + + + + +
296
297
208
299
                                     __set_bit(slot, &allocated_slots);
300
                      }
\frac{301}{302}
       +++
                      mutex unlock(&pdca lock):
303
       +
\begin{vmatrix} + & + \\ -304 & + \\ -305 & + \\ -306 & + \\ -307 & - \end{vmatrix}
                      return slot;
307 + static void free_slot(int slot)
```

```
\begin{array}{c|c} 308 \\ 309 \\ 310 \\ + \end{array} + \left. \begin{array}{c} + \left\{ \right. \\ + \left. \right. \\ \end{array} \right. \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ \left. \begin{array}{c} + \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ + \left. \left. \right\} \\ + \left. \right\} \\ + \left. \right\} \\ + \left. \left. \right\} \\ +
                                                                                                     BUG_ON(slot < 0 || slot >= PDCA_SLOTS);
      311
                                   +
+
+
                                                                                                     mutex_lock(&pdca_lock);
311 + mutex_lock(&pdca_lock);

312 +

313 + __clear_bit(slot, &allocated_slots);

314 +

315 + mutex_unlock(&pdca_lock);

316 +;

317 +

318 + int pdma_init(struct pdma_channel *channel, struct platform_device *pdev)

320 + int ret;

321 + struct resource *pdca_rx;

322 + struct resource *pdca_tx;

323 +

324 + pdca_rx = platform_get_resource(pdev, IORESOURCE_PDCA_RX, 0);

325 + pdca_tx = platform_get_resource(pdev, IORESOURCE_PDCA_TX, 0);

326 + if (pdca_rx) {

327 + if (pdca_rx) {

328 + ret = allocate_slot();

329 + if (ret < 0)

330 + goto out_no_rx_slot;

331 + channel->rx_slot = ret;

332 + pdca_writel(channel->rx_slot, PSR, pdca_rx->start);

333 + }

334 + } else {

335 + channel->rx_slot = -1;

336 + }

337 + if (pdca_tx) {

338 + if (pdca_tx) {

339 + ret = allocate_slot();

340 + if (ret < 0)

341 + goto out_no_tx_slot;

343 + ochannel->tx_slot = ret;

344 + } else {

355 + channel->tx_slot = ret;

366 + }

377 + if (pdca_tx) {

378 + if (pdca_tx) {

379 + ret = allocate_slot();

340 + if (ret < 0)

341 + goto out_no_tx_slot;

342 + channel->tx_slot = ret;

343 + ochannel->tx_slot = ret;

344 + }

345 + } else {

346 + channel->tx_slot = ret;

347 + }

348 + if (pdca_tx) = -1;

348 + if (pdca_tx) = -1;

349 + return 0;

340 + if (ret = -1;) {

340 + if (ret = -1;) {

341 + if (ret = -1;) {

342 + if (ret = -1;) {

343 + if (ret = -1;) {

344 + if (ret = -1;) {

344 + if (ret = -1;) {

345 + if (ret = -1;) {

346 + if (ret = -1;) {

347 + if (ret = -1;) {

348 + if (ret = -1;) {

348 + if (ret = -1;) {

349 + return 0;

340 + if (ret = -1;) {

340 + if (ret = -1;) {

341 + if (ret = -1;) {

341 + if (ret = -1;) {

342 + if (ret = -1;) {

343 + if (ret = -1;) {

344 + if (ret = -1;) {

345 + if (ret = -1;) {

346 + if (ret = -1;) {

347 + if (ret = -1;) {

348 + if (ret = -1;) {

349 + if (ret = -1;) {

340 + if (ret = -1;) {

341 + if (ret = -1;) {

341 + if (ret = -1;) {

342 + if (ret = -1;) {

344 + if (ret = -1;) {

345 + if (ret = -1;) {

346 + if (ret = -1;) {

347 + if (ret = -1;) {

348 + 
      312
      313
                                                                                                     __clear_bit(slot, &allocated_slots);

      349
      -
      return 0;

      350
      +

      351
      +
      out_no_tx_slot:

      352
      +
      if (channel->rx_slot != -1) {

      353
      +
      free_slot(channel->rx_354 +

      354
      +
      }

                                                                                                                                                                  free_slot(channel->rx_slot);
     354 + out_no_rx_slot:
356 + return ret
357 +}
358 +
                                                                                                    return ret;
     359 +void pdma_release(struct pdma_channel *channel)
360 +{
      361
                                                                                                     if (channel->rx_slot != -1) {
                                   BUG_ON(pdma_rx_enabled(channel));
free_slot(channel->rx_slot);
      362
      363
      364
                                                                                                     }
      365
      366
                                                                                                    if (channel->tx_slot != -1) {
    BUG_ON(pdma_tx_enabled(channel));
      367
      368
                                                                                                                                                                       free_slot(channel->tx_slot);
      369
                                                                                                     }
     \begin{array}{c} 370 \\ 371 \\ 371 \\ 372 \\ + \end{array}
     373 +void pdma_set_rx(struct pdma_channel *channel, dma_addr_t addr, u32 counter)
374 +{
375 + BUG_ON(channel->rx_slot_== -1);
                                                                                                     BUG_ON(channel->rx_slot == -1);
BUG_ON(counter > 0xffff);
      376
                                   +
+
                                                                                                    pdca_writel(channel->rx_slot, MAR, addr);
pdca_writel(channel->rx_slot, TCR, counter);
      377
      378
                                   +
     379 + 
379 + 
380 +}
381 +void pdma_set_next_rx(struct pdma_channel *channel, dma_addr_t addr, u32 counter)
382 +{
383 + BUG_ON(channel->rx_slot == -1);
                                                                                                    BUG_ON(channel->rx_slot == -1);
BUG_ON(counter > 0xffff);
      384
                                   +
                                                                                                    pdca_writel(channel->rx_slot, MARR, addr);
pdca_writel(channel->rx_slot, TCRR, counter);
       385
                                   +
+
      386
       387
                                   +
     388 +}
389 +void pdma_set_tx(struct pdma_channel *channel, dma_addr_t addr, u32 counter)
390 +{
      391
                                   +
                                                                                                     BUG_ON(channel->tx_slot == -1);
```

```
392 +
                 BUG_ON(counter > Oxffff);
393
     +
+
                 pdca_writel(channel->tx_slot, MAR, addr);
                 pdca_writel(channel->tx_slot, TCR, counter);
394
395 +
396 +}
397 +void pdma_set_next_tx(struct pdma_channel *channel, dma_addr_t addr, u32 counter)
398 +{
399 +
400 +
                 BUG_ON(channel->tx_slot == -1);
BUG_ON(counter > 0xffff);
                 pdca_writel(channel->tx_slot, MARR, addr);
pdca_writel(channel->tx_slot, TCRR, counter);
401 +
402 +
403 +
\begin{array}{c|c} 404 \\ 405 \\ +\end{array}

      406
      +void pdma_enable_rx(struct pdma_channel *channel)

      407
      +{

      408
      +
      BUG_ON(channel->rx_slot == -1);

      409
      +
      pdca_writel(channel->rx_slot, CR, PDCA_CR_

                BUG_ON(channel->rx_slot == -1);
pdca_writel(channel->rx_slot, CR, PDCA_CR_TEN);
410 +}
411 +void pdma_disable_rx(struct pdma_channel *channel)
412 + \{

413 + 

414 + 
                BUG_ON(channel->rx_slot == -1);
pdca_writel(channel->rx_slot, CR, PDCA_CR_TDIS);
     +}
415
416 +int pdma_rx_enabled(struct pdma_channel *channel)
417 +{
418 + BUG_ON(channel->rx_slot == -1);
419 +
420 +}
                return !!(pdca_readl(channel->rx_slot, SR) & PDCA_SR_TEN);
421 +
422 +void pdma_enable_tx(struct pdma_channel *channel)
423 +{
\begin{array}{c|c} 424 \\ 425 \\ + \end{array}
                 BUG_ON(channel->tx_slot == -1);
                pdca_writel(channel->tx_slot, CR, PDCA_CR_TEN);
426 +}
420 +Foid pdma_disable_tx(struct pdma_channel *channel)
428 +{
429 + BUG_ON(channel->tx_slot == -1);
430 + pdca_writel(channel->tx_slot, CR, PDCA_CR_T
                 pdca_writel(channel->tx_slot, CR, PDCA_CR_TDIS);
431 +}
432 +int pdma_tx_enabled(struct pdma_channel *channel)
BUG_ON(channel->tx_slot == -1);
                 return !!(pdca_readl(channel->tx_slot, SR) & PDCA_SR_TEN);
\begin{array}{c|c} 436 \\ 436 \\ 437 \\ + \end{array}
     +u32 pdma_get_rx_counter(struct pdma_channel *channel)
438
BUG_ON(channel->rx_slot == -1);
return pdca_readl(channel->rx_slot, TCR);
442 +}
443 +
444 +u32 pdma_get_tx_counter(struct pdma_channel *channel)
BUG_ON(channel->tx_slot == -1);
return pdca_readl(channel->tx_slot, TCR);
448 +}
449
     static int __init pdca_probe(struct platform_device *pdev)
{
    struct resource *regs.
450
451
                struct resource *regs;
struct clk *pclk, *hclk;
452
453
454
                 regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
455
     ++
456
                 if (!regs) {
457
                             dev_err(&pdev->dev, "no memory defined\n");
     +
+
+
458
                            return -ENXIO;
459
                 }
460
     +
                 pclk = clk_get(&pdev->dev, "pclk");
if (IS_ERR(pclk)) {
461
462
463 dev_err(&pdev->dev, "no pclk defined\n");
464 dev_err(&pdev->dev, "no pclk defined\n");
465 return PTR_ERR(hclk);
466
                 }
467
468
     +
                 pdca_regs = ioremap(regs->start, regs->end - regs->start + 1);
     +
+
469
                 if (!pdca_regs)
                                        -ENOMEM:
470
                            return
471
472
                 clk_enable(pclk);
473
                 clk enable(hclk):
474
475 diff --git a/drivers/mtd/devices/mtd_dataflash.c b/drivers/mtd/devices/mtd_dataflash.c
```

```
476index 6dd9aff..653eea2 100644477--- a/drivers/mtd/devices/mtd_dataflash.c478+++ b/drivers/mtd/devices/mtd_dataflash.c
479 00 -867,6 +867,7 00 static int __devinit dataflash_probe(struct spi_device *spi)
480 * capacity using bits in the status byte.
                 */
481
482
                status = dataflash_status(spi);
483
483 +
484 if (status <= 0 || status == 0xff) {
485 DEBUG(MTD_DEBUG_LEVEL1, "%s: status error %d\n",
486 spi->dev.bus_id, status);
487 diff --git a/drivers/spi/atmel_spi.c b/drivers/spi/atmel_spi.c
488 index 8abae4a..f942f98 100644
489 --- a/drivers/spi/atmel_spi.c
490 +++ b/drivers/spi/atmel_spi.c
     +++ b/drivers/spi/atmel_spi.c
490
* published by the Free Software Foundation.
*/
493
494
     +#define DEBUG
495
496
     +#define VERBOSE
497
497
498 #include <linux/kernel.h>
499 #include <linux/init.h>
500 @@ -23,9 +25,11 @@
501 #include <mach/bard.h>
502 #include <mach/bard.h>
503 #include <mach/cpu.h>
504 +#include <mach/pdma.h>
505
505
506
      #include "atmel_spi.h"
507
508
509
     /*
500 * The core SPI transfer engine just talks to a register bank to set up
510 * DMA transfers; transfer queue progress is driven by IRQs. The clock
512 @@ -43,6 +47,7 @@ struct atmel_spi {
513
514
                void __iomem
                                                  *regs;
515
                int
                                                  irq;
                struct pdma_channel
struct clk
     +
516
                                                  dma:
517
                                                  *clk;
518
                struct platform_device *pdev;
521
522
                if (!(cpu_is_at91rm9200() && spi->chip_select == 0))
523
                           gpio_set_value(gpio, active);
524
     +
525
                spi_writel(as, MR, mr);
526
     }
527
     @@ -198,19 +204,18 @@ static void atmel_spi_next_xfer(struct spi_master *master,
528
529
                           xfer = NULL;
530
531
                if (xfer) {
                           spi_writel(as, PTCR, SPI_BIT(RXTDIS) | SPI_BIT(TXTDIS));
pdma_disable_rx(&as->dma);
532
     +
533
     +
                           pdma_disable_tx(&as->dma);
534
535
536
                           len = xfer->len;
                           atmel_spi_next_xfer_data(master, xfer, &tx_dma, &rx_dma, &len);
remaining = xfer->len - len;
537
538
539
                           spi_writel(as, RPR, rx_dma);
spi_writel(as, TPR, tx_dma);
540
541
     _
     _
542
543
                           if (msg->spi->bits_per_word > 8)
                           len >>= 1;
spi_writel(as, RCR, len);
spi_writel(as, TCR, len);
544
     -
545
546
     -
     +
547
                           pdma_set_rx(&as->dma, rx_dma, len);
pdma_set_tx(&as->dma, tx_dma, len);
     +
548
     +
549
550
                           551
552
     553
554
555
556
                           spi_writel(as, RNPR, rx_dma);
spi_writel(as, TNPR, tx_dma);
557
     -
558
559
     _
```

```
if (msg->spi->bits_per_word > 8)
561
                          len >>= 1;
spi_writel(as, RNCR, len);
562
    _
563
                          spi_writel(as, TNCR, len)
    +
+
564
                         pdma_set_next_rx(&as->dma, rx_dma, len);
pdma_set_next_tx(&as->dma, tx_dma, len);
565
566
    +
567
                          dev_dbg(&msg->spi->dev,
568

      509
      " next xfer %p: len %u tx %p/%08x rx %p/%08x\n",

      570
      00 -257,8 +260,9 00 static void atmel_spi_next_xfer(struct spi_master *master,

      571
      xfer->rx_buf, xfer->rx_dma);

      572
      ieval = SPI_BIT(ENDRX) | SPI_BIT(OVRES);

572
573
               } else {
574
                          spi_writel(as, RNCR, 0);
                          spi_writel(as, TNCR, 0);
pdma_set_next_rx(&as->dma, NULL, 0);
575
     _
    +
576
    +
577
                          pdma_set_next_tx(&as->dma, NULL, 0);
578
    +
                          ieval = SPI_BIT(RXBUFF) | SPI_BIT(ENDRX) | SPI_BIT(OVRES);
579
580
               }
581
    @@ -273,7 +277,8 @@ static void atmel_spi_next_xfer(struct spi_master *master,
582
                   It should be doable, though. Just not now...
583
                */
584
585
               spi_writel(as, IER, ieval);
               spi_writel(as, PTCR, SPI_BIT(TXTEN) | SPI_BIT(RXTEN));
pdma_enable_rx(&as->dma);
586
587
    +
+
588
               pdma_enable_tx(&as->dma);
589
     }
590
    591
592
593
594
595
               /* continue if needed */
if (list_empty(&as->queue) || as->stopping)
596
     -
     _
597
               II (IIst_empty(&as->queue) || as->stopping)
spi_writel(as, PTCR, SPI_BIT(RXTDIS) | SPI_BIT(TXTDIS));
/* Continue if needed */
if (list_empty(&as->queue) || as->stopping){
    pdma_disable_rx(&as->dma);
     -
598
    ++
599
600
    +
601
602
    ++
                          pdma_disable_tx(&as->dma);
               7
603
604
               else
605
                          atmel_spi_next_message(master);
606
     7
607
    @@ -390,7 +397,6 @@ atmel_spi_interrupt(int irq, void *dev_id)
                                              ret = IRQ_NONE;
608
               int
609
               spin_lock(&as->lock);
610
611
612
               xfer = as->current transfer:
613
               msg = list_entry(as->queue.next, struct spi_message, queue);
614
615 @@ -400.7 +406.6 @@ atmel spi interrupt(int irg, void *dev id)
616
617
               if (pending & SPI_BIT(OVRES)) {
618
                         int timeout:
619
620
                          ret = IRQ HANDLED;
621
                          spi_writel(as, IDR, (SPI_BIT(RXBUFF) | SPI_BIT(ENDRX)
622
623 00 -417,7 +422,9 00 atmel_spi_interrupt(int irq, void *dev_id)
624
                           *
625
                           * First, stop the transfer and unmap the DMA buffers.
626
                         spi_writel(as, PTCR, SPI_BIT(RXTDIS) | SPI_BIT(TXTDIS));
pdma_disable_rx(&as->dma);
pdma_disable_tx(&as->dma);
                           */
627
628
    ++
629
    +
630
631
                          if (!msg->is_dma_mapped)
632
                                    atmel_spi_dma_unmap_xfer(master, xfer);
633

        634
        00 -426,16 +433,17 00 atmel_spi_interrupt(int irq, void *dev_id)

        635
        udelay(xfer->delay_usecs);

636
                          637
638
639
    +
640
641
                          /*
642
                           * Clean up DMA registers and make sure the data
643
                           * registers are empty.
```

644 \*/ \*/
spi\_writel(as, RNCR, 0);
spi\_writel(as, TNCR, 0);
spi\_writel(as, RCR, 0);
spi\_writel(as, TCR, 0);
pdma\_set\_next\_rx(&as->dma, NULL, 0);
pdma\_set\_next\_tx(&as->dma, NULL, 0);
sdma\_set\_rx(&as->dma, NULL, 0); 645 -646 2 647\_ 648 649 +  $\begin{array}{c} 650 \\ 651 \\ 652 \\ + \end{array}$ pdma\_set\_rx(&as->dma, NULL, 0);
pdma\_set\_tx(&as->dma, NULL, 0); 653 + 654 655 $\begin{array}{c} 656 \\ 657 \end{array}$ @@ -763,12 +771,18 @@ static int \_\_init atmel\_spi\_probe(struct platform\_device \*pdev) 658 if (ret) 659 goto out\_unmap\_regs; 660 661 + ret = pdma\_init(&as->dma, pdev); + + 662 if (ret) 663 goto out\_free\_irq; 664 + 665 /\* Initialize the hardware \*/ /\* Initialize the hardware \*/
clk\_enable(clk);
spi\_writel(as, CR, SPI\_BIT(SWRST));
spi\_writel(as, CR, SPI\_BIT(SWRST)); /\* AT91SAM9263 Rev B workaround \*/
spi\_writel(as, MR, SPI\_BIT(MSTR) | SPI\_BIT(MODFDIS));
spi\_writel(as, PTCR, SPI\_BIT(RXTDIS) | SPI\_BIT(TXTDIS));
pdma\_disable\_rx(&as->dma);
pdma\_disable\_tx(&as->dma); 666 667 668 669 670  $\begin{array}{c} 671 \\ 672 \end{array}$ + + 673+ spi\_writel(as, CR, SPI\_BIT(SPIEN));  $\begin{array}{c} 674 \\ 675 \end{array}$ /\* go! \*/
@@ -785,6 +799,8 @@ out\_reset\_hw:
 spi\_writel(as, CR, SPI\_BIT(SWRST));
 spi\_writel(as, CR, SPI\_BIT(SWRST)); /\* AT91SAM9263 Rev B workaround \*/
 clk\_disable(clk);
+ pdma\_release(&as->dma); 676 677678 679 680 681 682 +out\_free\_irq: 683 free\_irq(irq, master); 684 out\_unmap\_regs: iounmap(as->regs); 685 686 687 688 689 pdma\_release(&as->dma);
clk\_disable(as->clk); 690 + 691 692 clk\_put(as->clk); 693 free\_irq(as->irq, master); 694 diff --git a/drivers/spi/atmel\_spi.h b/drivers/spi/atmel\_spi.h 693 694 diff --git a/drivers/spi/atmel 695 index 6e06b6a..95dbcoc 100644 696 --- a/drivers/spi/atmel\_spi.h 697 +++ b/drivers/spi/atmel\_spi.h 698 @@ -23,16 +23,6 @@ 699 #define SPI\_CSR1 700 #define SPI\_CSR2 0x0034 0x0038  $\begin{array}{c} 701 \\ 702 \end{array}$ #define SPI\_CSR3 0x003c #define SPI\_CSR3 -#define SPI\_RPR -#define SPI\_TPR -#define SPI\_TCR -#define SPI\_RNPR -#define SPI\_RNPR -#define SPI\_TNPR -#define SPI\_TNCR -#define SPI\_PTCR -#define SPI\_PTCR 0x0100 703 0x0104 704 0x0108 705 0x010c 706 0x0110 707  $0 \times 0114$ 708 0x0118 7090x011c 710 711  $0 \times 0120$ -#define SPI\_PTSR 0x0124 712/\* Bitfields in CR \*/
#define SPI\_SPIEN\_OFFSET  $\begin{array}{c} 713 \\ 714 \end{array}$ 0

### Appendix F

### **Toolchain** patches

#### F.1 Coverletter

```
From 4912c9e615f5c2fee55838e4895004b3149f08f8 Mon Sep 17 00:00:00 2001
 2 Date: Tue, 26 May 2009 16:21:02 +0200
3 Subject: [PATCH] Toolchain support for AVR32A UC3 Linux programs
 4
    These patches make it possible to compile Linux programs for AVR32A UC3. A lot of work still remains, but they actually work. We are able to use the toolchain to compile BusyBox.
 \frac{5}{6}
 7
 8
 9
    What works:
    * Compiling statically linked FDPIC ELF programs.
10
11
    What should be done/What does not work:
12
    * Shared library support
13
    * Some cleanup
14
    * Linking in some program (e.g. BusyBox) does not work entierly correct.
The PT_GNU_STACKSIZE not always copied.
15|
16
\begin{array}{c} 17\\18\end{array}
    * Probably other bugs in the code
19
20 This patches are developed during a master thesis at NTNU. We hope that
21 someone else can use them as a starting point for getting full support
22 for FDPIC ELF into the avr32 toolchain.
\frac{1}{22}
28
    * uClibc-0.9.30
29
\overline{30}
    We attached the script we used to build the toolchain, to show which
options we used to compile the various tools. We have also attached
the script we used to build BusyBox.
31
32
33
```

#### F.2 GCC changes

From 70e27ba6eacd938d86ae366b930b37dd784f364d Mon Sep 17 00:00:00 2001 1 Date: Tue, 26 May 2009 15:08:26 +0200 Subject: [PATCH] GCC: Add support for FDPIC ELF for AVR32.  $\frac{2}{3}$ 4 This patch makes a few changes to GCC, mostly to add support for the -mfdpic flag. There were also a few changes to crti.asm, to prevent it from replacing the got-pointer during \_init and \_fini. 5 $\frac{6}{7}$ 8  $\stackrel{9}{9}$  Unfortunately, we haven't found a way to compile several variants of 10 crti.o from crti.asm, so that a single GCC can be used for both fdpic 10 11 and normal compiles. 12 13 To compile gcc for fdpic, make must be invoked like: 14 make CFLAGS\_FOR\_TARGET=-mfdpic 1516 This makes crti.asm compile with \_\_AVR32\_FDPIC\_\_ defined.

```
18
      gcc/config/avr32/avr32.opt
                                                       3 +++
       gcc/config/avr32/crti.asm
                                                               4 ++++
 19
                                                       1
       gcc/config/avr32/linux-elf.h | 15 +++++++++++
3 files changed, 21 insertions(+), 1 deletions(-)
 \frac{20}{21}
                                                            15 +++++++++++++++
 22
     diff --git a/gcc/config/avr32/avr32.opt b/gcc/config/avr32/avr32.opt
index a9a1d5a..d4c62f3 100644
--- a/gcc/config/avr32/avr32.opt
\begin{array}{c} \overline{23}\\ 24 \end{array}
 25
     #/gcc/config/avr32/avr32.opt
@@ -84,3 +84,6 @@ Target Report Mask(RMW_ADDRESSABLE_DATA)
Signal that all data is in range for the Atomic Read-Modify-Write memory instructions, and that
 \frac{1}{26}
27
 \overline{28}
 \frac{1}{29}
30
      gcc can safely generate these whenever possible.
 31
     +mfdpic
31 +minple
32 +Target Report Mask(FDPIC)
33 +Enable Function Descriptor PIC mode
34 diff --git a/gcc/config/avr32/crti.asm b/gcc/config/avr32/crti.asm
35 index 4c31f49..634adc3 100644
36 --- a/gcc/config/avr32/crti.asm
37 +++ b/gcc/config/avr32/crti.asm
     +++ b/gcc/config/avr32/crti.asm
 37
38 00 -40,6 +40,7 00
39 .global
                  .global _init
      _init:
 40
                      m --sp, r6, lr
_AVR32_FDPIC__
 41
                  stm
     +#ifndef
 42
                  lddpc r6, 1f
 43
 \begin{array}{c} 44 \\ 45 \end{array}
      0:
                               r6, pc
                  rsub
     rsub ro, pc

@@ -47,6 +48,7 @@ _init:
		.align 2

1: .long 0b - _GLOBAL_OFFSET_TABLE_
 46
 \begin{array}{c} 47 \\ 48 \end{array}
 49
       2:
     +#endif /* __AVR32_FDPIC__ */
 50
 51
 52
                  .section
                                            ".fini"
     /* Just load the GOT */
@@ -54,6 +56,7 @@ _init:
 \frac{53}{54}
 \overline{55}
                  .global _fini
 \frac{56}{57}
      _fini:
                  stm --sp, r6, lr
f___AVR32_FDPIC__
 \overline{58}
     +#ifndef
                  lddpc r6, 1f
 59
 60
      0:
     61
 62
 63
 64
 65
      2:
     +#endif /* __AVR32_FDPIC__ */
 66
 67
     diff --git a/gcc/config/avr32/linux-elf.h b/gcc/config/avr32/linux-elf.h
index b3223fb..cb206a1 100644
--- a/gcc/config/avr32/linux-elf.h
 68
 69
 70
     +++ b/gcc/config/avr32/linux-elf.h
@@ -67,11 +67,22 @@
 71 \\ 72
      #define ENDFILE_SPEC \
 \overline{73}
"define ASM_SPEC "%{!mno-pic:%{!fno-pic:--pic}} %{mrelax|0*:%{mno-relax|00|01: ;:--linkrelax}} %{mcpu=*
    :-mcpu=%*}"
+#define ASM_SPEC "\
 83
           %{!mno-pic:%{!fno-pic:--pic}} \
%{mrelax|0*:%{mno-relax|00|01: ;:--linkrelax}} \
%{mcpu=*:-mcpu=%*} \
     +
+
 84
 85
     +
 86
     +
+ "
 87
           %{mfdpic} \
 88
 89
     #undef LINK_SPEC
#define LINK_SPEC "%{version:-v} \
+ %{mfdpic:-mavr32linuxfdpic} \
%{static:-Bstatic} \
%{shared:-shared} \

 90
 91
 92
 93
94
 95
            %{symbolic:-Bsymbolic} \
     @@ -122,6 +133,8 @@
builtin_define ("__AV
if (TARGET_FAST_FLOAT)
 96
 97
                                                 _AVR32_HAS_BRANCH_PRED__");
 98
 99
                    builtin_define ("__AVR32_FAST_FLOAT__");
```

17 ---

```
100 + if (TARGET_FDPIC)

101 + builtin_define ("__AVR32_FDPIC__");

102 }

103 while (0)

104

105 --

106 1.5.4.3
```

#### F.3 GNU binutils changes

```
From 4912c9e615f5c2fee55838e4895004b3149f08f8 Mon Sep 17 00:00:00 2001
     Date: Tue, 26 May 2009 16:21:02 +0200
Subject: [PATCH] Binutils support for FDPIC ELF on AVR32 UC3
 2
 \overline{3}
      This patch adds support for statically linked FDPIC ELF targets on AVR32. It mostly works, but there is a lack of error checking on input file types, which means that if the linker is invoked incorrectly,
 \frac{5}{6}
  7
 8
      it will
                         fail in strange ways.
 9
10 For example, if one fails to specify -I elf32-avr32fdpic to
11 strip/objcopy, it will pretend that the file is a normal
12 elf32-avr32 file, and "ruin" the PT_GNU_STACK program header.
13
      Some functions are (almost) direct copies from elf32-bfin.c and elf32-frv.c, which are two architectures with FDPIC support. The code for creating the .rofixup-section is however mostly new.
14
15
16
17
18
        bfd/config.bfd
                                                                                                      2
        bfd/configure
19
                                                                                                      1
\frac{20}{21}
        bfd/configure.in
bfd/elf32-avr32.c
                                                                                                 343
                                                                                                          \overline{22}
         bfd/targets.c
\frac{23}{24}
        gas/config/tc-avr32.c
include/elf/avr32.h
                                                                                                      8
                                                                                                          +
                                                                                                      1
                                                                                                          +
\frac{25}{26}
         ld/Makefile.am
        ld/Makefile.in
                                                                                                      5
                                                                                                          +
\bar{27}
        ld/configure.tgt
ld/emulparams/avr32linux.sh
                                                                                                      4 +-
28
                                                                                                      1
                                                                                                          +
        Id/emulparams/avr32linuxfdpic.sh | 10 +
12 files changed, 382 insertions(+), 1 deletions(-)
create mode 100644 ld/emulparams/avr32linuxfdpic.sh
29
30
31
32
                       git a/bfd/config.bfd b/bfd/config.bfd
0350d7..193fd37 100644
33
      diff -
34
      index 90350d7..193fd37
      --- a/bfd/config.bfd
+++ b/bfd/config.bfd
@@ -337,6 +337,8 @@ case "${targ}" in
35
36
37
38
39
             avr32-*-*)
40
                 targ_defvec=bfd_elf32_avr32_vec
targ_selvecs=bfd_elf32_avr32fdpic_vec
      ++
41
                  targ_underscore=yes
42
43
                  ::
44
     45
46
47
48
49
     bfd_elf32_avr_vec) tb="$tb elf32-am33lin.lo elf32.lo $elf'
bfd_elf32_avr_vec) tb="$tb elf32-avr.lo elf32.lo $elf";
bfd_elf32_avr32_vec) tb="$tb elf32-avr32.lo elf32.lo $elf";
bfd_elf32_bfin_vec) tb="$tb elf32-avr32.lo elf32.lo $elf";
bfd_elf32_bfinfdpic_vec) tb="$tb elf32-bfin.lo elf32.lo $elf";
bfd_elf32_bfinfdpic_vec) tb="$tb elf32-bfin.lo elf32.lo $elf";
bfd_elf32_big_generic_vec) tb="$tb elf32-bfin.lo elf32.lo $elf";
configure.in b/bfd/configure.in
the b/bfd/configure.in
50
51
                                                                                    tb="$tb elf32-am33lin.lo elf32.lo $elf" ;;
52
53 \\ 54
                                                                                                                                                                                 ;;
                                                                                  tb="$tb elf32-bfin.lo elf32.lo $elf" ;;
tb="$tb elf32-bfin.lo elf32.lo $elf" ;;
tb="$tb elf32-gen.lo elf32.lo $elf" ;;
55
56
57
58
59
60
      +++ b/bfd/configure.in
@@ -620,6 +620,7 @@ do
bfd_elf32_am33lin_vec)
61
62
                  bfd_elf32_avr_vec)tb="$tb elf32-avr.lo elf32.lo $elf"bfd_elf32_avr32_vec)tb="$tb elf32-avr32.lo elf32.lo $elf"bfd_elf32_avr32fdpic_vec)tb="$tb elf32-avr32.lo elf32.lo $elf"bfd_elf32_bfin_vec)tb="$tb elf32-avr32.lo elf32.lo $elf"bfd_elf32_bfin_vec)tb="$tb elf32-avr32.lo elf32.lo $elf"
63
                                                                                    tb="$tb elf32-am33lin.lo elf32.lo $elf" ;;
64
65
                                                                                                                                                                                 ;;
66
      +

      bfd_elf32_bfin_vec)
      tb="$tb elf32-bfin.lo elf32.lo $elf" ;;

      bfd_elf32_bfinfdpic_vec)
      tb="$tb elf32-bfin.lo elf32.lo $elf" ;;

      bfd_elf32_big_generic_vec)
      tb="$tb elf32-gen.lo elf32.lo $elf" ;;

67
68
69
```

١

/

```
70 diff --git a/bfd/elf32-avr32.c b/bfd/elf32-avr32.c
71 index e45134c..f882331 100644
72 --- a/bfd/elf32-avr32.c
             +++ b/bfd/elf32-avr32.c
   73
            +++ D/DIG/01132 avia2.0
@@ -59,6 +59,8 @@
/* The name of the dynamic interpreter. This is put in the .interp section. */
#define ELF_DYNAMIC_INTERPRETER "/lib/ld.so.1"
   74
75
76
77
78
79
             +#define DEFAULT_STACK_SIZE 0x10000
              #define AVR32_GOT_HEADER_SIZE
#define AVR32_FUNCTION_STUB_SIZE
   80
                                                                                                                                                                 8
                                                                                                                                                                 8
   81
   82
             @@ -68,6 +70,9 @@
   83
   84
   85
               #define NOP_OPCODE 0xd703
   86
             +extern const bfd_target bfd_elf32_avr32fdpic_vec;
+#define IS_FDPIC(bfd) ((bfd)->xvec == &bfd_elf32_avr32fdpic_vec)
+
   87
   88
   89
    90
  91
92
                /* Mapping between BFD relocations and ELF relocations */
    93
             @@ -327,6 +332,10 @@ struct elf_avr32_link_hash_table
                       asection *sgot;
asection *srelgot;
asection *sstub;
   94
   95
    96
  \frac{97}{98}
             + asection *rofixup;
+
   99
             + unsigned int rofixup_count;
 100 + unsigned int rofixup_added;
 101
 102
                      /* We use a variation of Pigeonhole Sort to sort the GOT. After the
103 initial refcounts have been determined, we initialize
104 00 -547,6 +556,39 00 avr32_elf_create_dynamic_sections (bfd *dynobj, struct bfd_link_info *info)
             _ 547,6 +556,
return TRUE;
}
 105

  \frac{106}{107}

 108
             +static bfd_boolean
109 +avr32_rofixup_create (bfd *abfd, struct bfd_link_info *info)
110 +{
111 +
                         struct elf_avr32_link_hash_table *htab;
112 + flagword flags;
113 +
114 + if (!IS_FDPIC(abfd)) {
                   ...s_FDPIC(
    return TRUE;
}

\begin{array}{c|c}
115 + \\
116 + \\
\end{array}

117 +
118 +
                     htab = avr32_elf_hash_table(info);
if (htab->rofixup) {
119 +
120 + 121 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 + 122 
                               /* Already created. */
                              return TRŬE;
                     7
 123
             +
                   126
             +
120 + 127 + 127 + 128 + 129 + 130 + 131 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 + 132 
                      .rofixup",
                      . bra_set_s
return FALSE;
}
 132
             +
133 +
             +
 134
\begin{array}{c|c} 135 \\ 135 \\ + \\ 136 \end{array} +
                       htab->rofixup->size = 0;
             +
137
                       return TRUE;
140 +
              /* (2) Go through all the relocs and count any potential GOT- or PLT-references to each symbol \ast/
 141
142
143
 144 @@ -570,6 +612,10 @@ avr32_check_relocs (bfd *abfd, struct bfd_link_info *info, asection *sec,
                       if (info->relocatable)
145
146
                             return TRUE;
147
                      if (!avr32_rofixup_create(abfd, info)) {
148
             +
 149
             +
                             return FALSE;
 150
             +
+
                       7
 1511
                        dynobj = elf_hash_table(info)->dynobj;
symtab_hdr = &elf_tdata(abfd)->symtab_hdr;
 152
153
```

```
154 sym_hashes = elf_sym_hashes(abfd);
155 00 -577,6 +623,11 00 avr32_check_relocs (bfd *abfd, struct bfd_link_info *info, asection *sec,
156 local_got_ents = elf_local_got_ents(abfd);
157 sgot = htab->sgot;
158
         if (IS_FDPIC(abfd) && dynobj == NULL) {
159
     +
160 +
            elf_hash_table(info)->dynobj = dynobj = abfd;
        }
161
     +
+
162
163 +
         rel_end = relocs + sec->reloc_count;
for (rel = relocs; rel < rel_end; rel++)</pre>
164
165
\frac{166}{167}
     @@ -727,6 +778,21 @@ avr32_check_relocs (bfd *abfd, struct bfd_link_info *info, asection *sec,
168
169
                      }
170
                      (IS_FDPIC(abfd) && !info->shared && (sec->flags & SEC_ALLOC))
171
     +
                   if
\begin{array}{c} 172 \\ 173 \end{array}
     ++
                      ſ
                        htab->rofixup_count++;
if (h != NULL)
{
     +
174
175
     ++
                              pr_debug("Non-GOT reference to symbol %s\n",
176
     +
177
                                           h->root.root.string);
178
     ++
                           7
179
                        else
     +
180
                           {
                              181
     ++
182
183
     ++++
                           }
                     7
184
185
186
                   break;
187
     /* TODO: GNU_VTINHERIT and GNU_VTENTRY */
@@ -1265,6 +1331,23 @@ avr32_elf_size_dynamic_sections (bfd *output_bfd,
188
189
\begin{array}{c} 190 \\ 191 \end{array}
            7
      #undef add dynamic entry
192

    193 \\
    194

     +
+
        if (IS_FDPIC(output_bfd)) {
            /* Time to find the size of the .rofixup-section. */
     +
195
           /* Terminator element. *
htab->rofixup->size = 4;
196
     +
+
+
197
198
     +
+
           /* We need one entry for each R_AVR32_32 reloc. */
htab->rofixup->size += 4 * htab->rofixup_count;
199
200
201
     +
     +
+
           /* We also need one entry for each got entry. */
htab->rofixup->size += htab->sgot->size;
202
203
204
     +
205
     +
+
            htab->rofixup->contents = (bfd_byte *) bfd_zalloc(dynobj, htab->rofixup->size);
if (htab->rofixup->contents == NULL)
206
207
     +
              return FALSE;
        }
208
     +
209
     +
210
         return TRUE:
     }
211
212
213 @@ -3234,6 +3317,110 @@ avr32_final_link_relocate(reloc_howto_type *howto,
214
         return status;
215
     }
216
217
     +static void
    +avr32_rofixup_add_entry(bfd *output_bfd, struct bfd_link_info *info,
+ asection *section, bfd_vma section_offset)
218
219 + 220 + {
220 + {
221 + 
         struct elf_avr32_link_hash_table *htab;
     +
+
+
         bfd_vma offset;
222
        bfd_vma rofixup_entry_offset;
223
224
225
        htab = avr32_elf_hash_table(info);
    + + + + +
226
         BFD_ASSERT(htab->rofixup);
BFD_ASSERT(htab->rofixup->contents);
227
228
229
230
     +
         /* Calculate the offset in the output VMA. */
231
     +++
         offset = section_offset + section->output_section->vma + section->output_offset;
232
233
     +
         /* Add that offset to the .rofixup-section. *,
         rofixup_entry_offset = htab->rofixup_added * 4;
BFD_ASSERT(rofixup_entry_offset < htab->rofixup->size);
bfd_put_32(output_bfd, offset, htab->rofixup->contents + rofixup_entry_offset);
234
     +
+
235
236
     +
237
     +
```

```
238 + pr_debug("Added rofixup entry %u for vma %081x.\n", htab->rofixup_added, offset);
  239
                 +
   240 + htab->rofixup_added++;
  241 +}
241 +}
242 +
243 +static void

    244
    +avr32_rofixup_add_relocation(bfd *output_bfd, struct bfd_link_info *info,

    245
    +

    246
    +

    246
    +

  247 + \{

248 +

249 +
                            struct elf_avr32_link_hash_table *htab;
bfd_vma offset;
  \begin{array}{c|c} 250 \\ 251 \\ + \end{array}
                           htab = avr32_elf_hash_table(info);
  252
                 +
  253
                 + + + + + + + +
                           if (!IS_FDPIC(output_bfd))
  254
                                     return;
  255
                            if (!(input_section->flags & SEC_ALLOC))
  256
                                      return:
  257
                            /* Find the offset of the symbol in the output file. */
offset = _bfd_elf_section_offset(output_bfd, info,
  258
  259
  260
                                                                                                                                                                  input_section,
reloc->r_offset);
  261
                 +
 \begin{array}{r} 261 + \\ 262 + \\ 263 + \\ 264 + \\ 265 + \\ 265 + \\ 266 + \\ 267 + \\ 268 + \\ 269 + \\ 269 + \\ \end{array}
                            if (offset == (bfd_vma)-1)
                                     return;
                            if (offset == (bfd_vma)-2)
                                     return;
                            if (input_section->flags & SEC_CODE)
  270
                 ++++
                                              /* This should only occur for three symbols: _GLOBAL_OFFSET_TABLE_,
                                              * __ROFIXUP_LIST__ and __ROFIXUP_END_. */
pr_debug("Skipping relocation for text segment (vma %08lx).\n", offset);
  271 \\ 272
  273
                 ++
                                              return;
                                      ı
  \frac{274}{275}
                 +
  276 + 277 + 
277 + 
278 + 
                            avr32_rofixup_add_entry(output_bfd, info, input_section, offset);
   279 +static void
 280 +avr32_rofixup_add_got(bfd *output_bfd, struct bfd_link_info *info)
281 +{
282 + struct elf_avr32_link_hash_table *htab;
283 + bfd_vma offset;
284 +
 284 +
285 + htab = avr32_elf_hash_table(info);
286 +
287 + if (!IS_FDPIC(output_bfd))
288 + return;
289 + if (!htab->sgot)
290 + return;
  291
                          if (!(htab->sgot->flags & SEC_ALLOC))
                 +
+
+
  292
                                  return;
  293
  294
                 +
                 + for (offset = 0; offset < htab->sgot->size; offset += 4) {
+ avr32_rofixup_add_entry(output_bfd, info, htab->sgot, offset);
+ }
\begin{array}{c} 36 \\ 297 \\ 298 \\ 299 \\ + \\ 299 \\ + \\ 00 \\ 1 \\ \end{array}
  295
  301 +static void
302 +avr32_rofixup_terminate(bfd *output_bfd, struct bfd_link_info *info)
  \begin{array}{c} 303 \\ 303 \\ + \\ 304 \\ + \\ 305 \\ + \end{array}
                             struct elf_avr32_link_hash_table *htab;
bfd_vma rofixup_entry_offset;
                +
+
+
  306
  307
                           htab = avr32_elf_hash_table(info);
  308
 308 + 309 + 310 + 311 + 312 + 313 + 314 + 215 + 314 + 314 + 314 + 315 + 314 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 + 315 
                              BFD_ASSERT(htab->rofixup);
                            BFD_ASSERT(htab->rofixup->contents);
                            rofixup_entry_offset = htab->rofixup_added * 4;
BFD_ASSERT(rofixup_entry_offset < htab->rofixup->size);
bfd_put_32(output_bfd, 0xffffffff, htab->rofixup->contents + rofixup_entry_offset);
                +
+
  315
                          pr_debug("Added rofixup terminator.\n");
  316
  317
                 +
  318 + 319 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 + 320 
                             htab->rofixup_added++;
  321 /* (6) Apply relocations to the normal (non-dynamic) sections */
```

#### F.3. GNU BINUTILS CHANGES

```
322
323
      static bfd boolean
     @@ -3435,6 +3622,9 @@ avr32_elf_relocate_section(bfd *output_bfd, struct bfd_link_info *info,
 324
325
                 break;
326
               case R_AVR32_32:
    /* First: FDPIC handling... */
 327
328
     +
                  avr32_rofixup_add_relocation(output_bfd, info, input_section, rel);
329
     ++
 330
331
                  /* We need to emit a run-time relocation in the following cases:
       if (sgot)
 336
           elf_section_data(sgot->output_section)->this_hdr.sh_entsize = 4;
337
       avr32_rofixup_add_got(output_bfd, info);
avr32_rofixup_terminate(output_bfd, info);
338
     +
     +
 339
340
        return TRUE;
341
     }
 342
343 @@ -3862,6 +4054,136 @@ avr32_elf_grok_psinfo(bfd *abfd, Elf_Internal_Note *note)
344 }
345
346 \\ 347
     +static bfd boolean
     +avr32_fdpic_always_size_sections (bfd *output_bfd,
348
349 +
350 +{
                                                    struct bfd_link_info *info)
     +
+
+
 351
        if (!info->relocatable)
           ł
352
353
             struct elf link hash entry *h;
 354
     +
             /* Force a PT_GNU_STACK segment to be created. */
if (! elf_tdata (output_bfd)->stack_flags)
elf_tdata (output_bfd)->stack_flags = PF_R | PF_W | PF_X;
     ++
355
356
 357
     ++++
358
             /* Define __stacksize if it's not defined yet.
h = elf_link_hash_lookup (elf_hash_table (info),
FALSE, FALSE, FALSE);
if (! h || h->root.type != bfd_link_hash_defined
359
360
                                                                   (info), "__stacksize",
     +
+
+
+
361
362
                 || h->type != STT_OBJECT
|| !h->def_regular)
363
364
     +++++
365
               ſ
 366
                  struct bfd_link_hash_entry *bh = NULL;
367
                 368
 369
     ++
370
371
     +
372
     +
373
     ++
                    return FALSE:
374
 375
     +
                 h = (struct elf_link_hash_entry *) bh;
                 h->def_regular = 1;
h->type = STT_OBJECT;
     +
+
376
377
 378
     +
               }
     +
           3
\begin{array}{c} .50 \\ + \\ 381 \\ + \\ 382 \\ + \\ 383 \\ + \\ 383 \\ + \\ 55 \end{array}
379
        return TRUE;
387
     +
                                                    struct bfd_link_info *info)
388 +{
389 +
       struct elf_obj_tdata *tdata = elf_tdata (output_bfd);
struct elf_segment_map *m;
Elf_Internal_Phdr *p;
     +
+
 390
391
     +
392
        /* objcopy and strip preserve what's already there using
    elf32_avr32fdpic_copy_private_bfd_data (). */
if (! info)
393 +
394 +
395
     +
+
+
+
 396
           return TRUE;
397
 398
         /* Search for the PT_GNU_STACK program header. */
     +++
        for (p = tdata->phdr, m = tdata-
if (m->p_type == PT_GNU_STACK)
 399
                                                 ->segment_map; m != NULL; m = m->next, p++)
 400
 401
     +
              break;
402
     +
+
403
        if (m)
 404
     +
           {
405 +
             struct elf_link_hash_entry *h;
```

```
407
    +
+
408
\begin{array}{c} 409 \\ 410 \\ + \\ 411 \\ + \end{array}
            if (h)
             {
               412
    +
+
+
413
414
415
    +
+
+
             }
416
417
            /* Set the header p_memsz from the symbol value. We
intentionally ignore the symbol section. */
if (h && h->root.type == bfd_link_hash_defined)
p->p_memsz = h->root.u.def.value;
else
418
    ++
419
420
    +
421
    +
    +
422
    +
423
             p->p_memsz = DEFAULT_STACK_SIZE;
424
    ++
         p->p_align = 8;
}
425
    +
426
+28 + return TRUE;
429 +}
430 +
431 +
431
    +
    +static bfd_boolean
432
4\bar{3}3 +avr32_fdpic_copy_private_bfd_data (bfd *ibfd, bfd *obfd) 434 +{
unsigned i;
      if (bfd_get_flavour (ibfd) != bfd_target_elf_flavour
          || bfd_get_flavour (obfd) != bfd_target_elf_flavour)
return TRUE;
    +
+
+
438
439
440
       if (! avr32_elf_copy_private_bfd_data (ibfd, obfd))
441
    + + + + + +
442
         return FALSE;
443
       444
445
446
    +
447
       /* Copy the stack size. */
for (i = 0; i < elf_elfheader (ibfd)->e_phnum; i++)
    if_(elf_tdata (ibfd)->phdr[i].p_type == PT_GNU_STACK)
448
    +
+
+
449
450
451
            ſ
    +
452
             Elf_Internal_Phdr *iphdr = &elf_tdata (ibfd)->phdr[i];
453
    +
             for (i = 0; i < elf_elfheader (obfd)->e_phnum; i++)
    if (elf_tdata (obfd)->phdr[i].p_type == PT_GNU_STACK)
    ++
454
455
456
    ++
                  {
457
                    memcpy (&elf_tdata (obfd)->phdr[i], iphdr, sizeof (*iphdr));
    +
458
459
    +
                    /* Rewrite the phdrs, since we're only called after they
                    +
+
460
461
462
    + + + + + +
463
464
465
466
467
                    break;
468
                  7
    +
+
+
469
470
             break;
471
    +
+
            }
472
    +
473
       return TRUE;
    +}
+
474
475
476
    +
    477
478
479
480
    00
481
482
483
     #include "elf32-target.h"
484
485
    +/* FDPIC target */
+#undef TARGET_BIG_SYM
+#define TARGET_BIG_SYM
486
487
488
                                                 bfd_elf32_avr32fdpic_vec
489 +#undef TARGET_BIG_NAME
```

406 +

```
490 +#define TARGET_BIG_NAME
491 +#undef elf32_bed
492 +#define elf32_bed
                                                                                                                            "elf32-avr32fdpic"
                                                                                                         elf32_avr32fdpic_bed
 493
         +
         494
 495
 496
         497
 498
 499
499 + avi2_idpi2_more_private_bfd_data
500 +#undef bfd_elf32_bfd_copy_private_bfd_data
501 +#define bfd_elf32_bfd_copy_private_bfd_data \
502 + avr32_fdpic_copy_private_bfd_data
502 + 503 +
504 +#include "elf32-target.h"
505 diff --git a/bfd/targets.c b/bfd/targets.c
506 index 975b9b4..70189ff 100644
506 index 975b9b4..70189ff 100644
507 --- a/bfd/targets.c
508 +++ b/bfd/targets.c
509 @@ -565,6 +565,7 @@ extern const bfd_target bfd_efi_app_x86_64_vec;
510 extern const bfd_target bfd_eff32_avr.vec;
511 extern const bfd_target bfd_elf32_avr32_vec;
513 +extern const bfd_target bfd_elf32_avr32_fdpic_vec;
514 extern const bfd_target bfd_elf32_bfin_vec;
515 extern const bfd_target bfd_elf32_bfin_vec;
516 extern const bfd_target bfd_elf32_bfin_vec;
517 @@ -886,6 +887,7 @@ static const bfd_target * const _bfd_target_vector[] =
518 #endif
519 & &bfd elf32 avr vec,
 519
                            &bfd_elf32_avr_vec
                            &bfd_elf32_avr32_vec,
&bfd_elf32_avr32fdpic_vec,
&bfd_elf32_bfin_vec,
 520
 521
 522
 523
                            &bfd_elf32_bfinfdpic_vec,
524
525 diff --git a/gas/config/tc-avr32.c b/gas/config/tc-avr32.c
526 index 2703ac2..4f7f610 100644
527 --- a/gas/config/tc-avr32.c
528 +++ b/gas/config/tc-avr32.c
528 +++ b/gas/config/tc-avr32.c
529 @@ -49,6 +49,7 @@
530 static int avr32_pic = F
531 int linkrelax = FALSE;
                                                                   = FALSE:
 532
          int avr32_iarcompat
                                                                  = FALSE:
         +static int avr32_fdpic = FALSE;
533
 534
534
535 /* This array holds the chars that always start a comment. */
536 const char comment_chars[] = "#";
537 @@ -266,6 +267,7 @@ struct option md_longopts[] =
538 #define OPTION_LINKRELAX (OPTION_NOPIC + 1)
539 #define OPTION_DIRECT_DATA_REFS (OPTION_NOLINKRELAX + 1)
540 #define OPTION_DIRECT_DATA_REFS (OPTION_NOLINKRELAX + 1)
541 +#define OPTION_FDPIC (OPTION_DIRECT_DATA_REFS + 1)
542 {"march", required_argument, NULL, OPTION_ARCH},
543 {"mpart", required_argument, NULL, OPTION_PART},
544 {"iar", no_argument, NULL, OPTION_IAR},
545 @@ -275,6 +277,7 @@ struct option md_longopts[] =
546 {"no-linkrelax", no_argument, NULL, OPTION_NOLINKRELAX},
7* deprecated alias for -mpart=xxx */
                /* deprecated alias for -mpart=xxx */
 547
               {"mcpu",
{"mfdpic",
                                                                  required_argument, NULL, OPTION_P
no_argument, NULL, OPTION_FDPIC},
no_argument, NULL, 0}
                                                                                                                             OPTION PART}.
 548
 549
         +
                {NULL,
 550
          };
 551
 552
553 @@ -380,6 +383,9 @@ md_parse_option (int c, char *arg ATTRIBUTE_UNUSED)
554 case OPTION_NOLINKRELAX:
 555
                          linkrelax = 0;
                     break;
case OPTION_FDPIC:
 556
         +
 557
558 +
559 +
                          avr32_fdpic = 1;
                          break;
 560
                     default:
 561
                         return 0;
                     ŀ
 562
         563
 564
 565
 566
               if (avr32_fdpic)
  flags |= EF_AVR32_FDPIC;
 567
         +
+
 568
 569
 570
                bfd_set_private_flags(stdoutput, flags);
 571
572 diff --git a/include/elf/avr32.h b/include/elf/avr32.h
573 index d73943d..00a5f60 100644
```

```
574 --- a/include/elf/avr32.h

575 +++ b/include/elf/avr32.h

576 @ -25,6 +25,7 @

577 /* CPU-specific flags for the ELF header e_flags field */

578 #define EF_AVR32_LINKRELAX 0x01

579 #define EF_AVR32_PIC 0x02

580 +#define EF_AVR32_FDPIC 0x04
 581
            START_RELOC_NUMBERS (elf_avr32_reloc_type)
    RELOC_NUMBER (R_AVR32_NONE,
diff --git a/ld/Makefile.am b/ld/Makefile.am
index 58c3f2c..3b064a6 100644
--- a/ld/Makefile.am
+++ b/ld/Makefile.am
@@ -165,6 +165,7 @@ ALL_EMULATIONS = \
    eavr32elf_uc3b1256es.o \
    eavr32elf_uc3b1256.o \
    eavr32lipux.o \

 582
  583
                                                                                                                                                                                                        0)
 584
 585
  586
 587
  588
 589
 590
                                       eavr32linux.o
  591
 592
             +
                                       eavr32linuxfdpic.o \
            ecoff_i860.o \
    ecoff_sparc.o \
    eelf32_spu.o \
@@ -757,6 +758,10 @@ eavr32linux.c: $(srcdir)/emulparams/avr32linux.sh \
    inux.sh \

 593
  594
 595
596
                                       eavr32elf_uc3b1256.o
eavr32linux.o \
 613
 614
                                       eavr32linuxfdpic.o \
  615
             +
 616
                                       ecoff_i860.o
616 ecot1_1500.0 \
617 ecoff_sparc.o \
618 eelf32_spu.o \
619 @0 -1583,6 +1584,10 @0 eavr32linux.c: $(srcdir)/emulparams/avr32linux.sh \
620 $(srcdir)/emultempl/elf32.em $(srcdir)/emultempl/avr32elf.em \
621 $(srcdir)/scripttempl/elf.sc ${GEN_DEPENDS}
622 ${GENSCRIPTS} avr32linux "$(tdir_avr32)"
623 +eavr32linuxfdpic.c: $(srcdir)/emulparams/avr32linuxfdpic.sh \
624 + (crcdir)/comultempl/elf32 om $(srcdir)/emulparams/avr32elf.em )
            + eavr321inux1dp1c.c: $(srcdir)/emulparams/avr321inux1dp1c.sn \
+ $(srcdir)/emultemp1/elf32.em $(srcdir)/emultemp1/avr32elf.em \
+ $(srcdir)/scripttemp1/elf.sc ${GEN_DEPENDS}
+ ${GENSCRIPTS} avr32linuxfdpic "$(tdir_avr32)"
ecoff_i860.c: $(srcdir)/emulparams/coff_i860.sh \

  624
 625
 626
  627

      027
      ecori_1800.c: $($rcdir)/emulparams/cori_1800.sh \

      628
      $(srcdir)/emultempl/generic.em $(srcdir)/scripttempl/i860coff.sc ${GEN_DEPENDS})

      629
      ${GENSCRIPTS} coff_i860 "$(tdir_coff_i860)"

      630
      diff --git a/ld/configure.tgt b/ld/configure.tgt

      631
      index coc74f3..2012162 100644

      632
      --a/ld/configure.tgt

      633
      +++ b/ld/configure.tgt

      634
      00

      -111,7
      +111,9
      00 avr-*-*)

      care
      targ_emul=avr2

 635
            ;;
avr32-*-none) targ_emul=avr32elf_ap7000
targ_extra_emuls="avr32elf_ap7001 avr32elf_ap7002 avr32elf_ap7200 avr32elf_uc3a0128
avr32elf_uc3a0256 avr32elf_uc3a0512 avr32elf_uc3a0512es avr32elf_uc3a1128 avr32elf_
uc3a1256 avr32elf_uc3a1512es avr32elf_uc3a1512 avr32elf_uc3a364 avr32elf_uc3a364s
avr32elf_uc3a3128 avr32elf_uc3a0128s avr32elf_uc3a0516 avr32elf_uc3a056s avr32elf_
uc3b064 avr32elf_uc3b0128 avr32elf_uc3b0256es avr32elf_uc3b0256 avr32elf_uc3b128
avr32elf_uc3b1128 avr32elf_uc3b1256es avr32elf_uc3b0256 avr32elf_uc3b164
avr32elf_uc3b1128 avr32elf_uc3b1256es avr32elf_uc3b1256";
-avr32-*-linux*) targ_emul=avr32linux;
+ avr32-*-linux* | avr32-*-uclinux*) targ_emul=avr32linux
+
                                                                                              ::
  636
 637
 638
 639
                                                                                             targ_extra_emuls="avr32linuxfdpic
             +
  640
 641
             +
                                                                                              ;;
              bfin-*-elf)
                                                                                             targ_emul=elf32bfin;
 642

    643
    targ_extra_emuls="elf32bfinfd"

    644
    targ_extra_libpath=$targ_extra_emuls

    645
    diff --git a/ld/emulparams/avr32linux.sh b/ld/emulparams/avr32linux.sh

 646 index f281f9d..fd36e7d 100644
647 --- a/ld/emulparams/avr32linux.sh
648 +++ b/ld/emulparams/avr32linux.sh
 649 00 -4,6 +4,7 00 TEMPLATE_NAME=elf32
650 EXTRA_EM_FILE=avr32elf
651 OUTPUT_FORMAT="elf32-avr32"
              GENERATE_SHLIB_SCRIPT=yes
 652
```

```
        653
        +GENERATE_PIE_SCRIPT=yes

        654
        MAXPAGESIZE=0x1000

        655
        TEXT_START_ADDR=0x00001000

656
       NOP=0xd703d703
657 diff --git a/ld/emulparams/avr32linuxfdpic.sh b/ld/emulparams/avr32linuxfdpic.sh
658 new file mode 100644
659 index 0000000..e5d7f96
660
             /dev/null
      +++ b/ld/emulparams/avr32linuxfdpic.sh
661
662 @ -0,0 +1,10 @@
663 +. ${srcdir}/emulparams/avr32linux.sh
664 +0UTPUT_FORMAT="elf32-avr32fdpic"
665
      +OTHER_READONLY_SECTIONS="
666
           introfixup : {
    rofixup : {
        ${RELOCATING+__ROFIXUP_LIST__ = .;}}
      +
667
668
      +
      +
               *(.rofixup)
${RELOCATING+__ROFIXUP_END__ = .;}
669
      +
670
671 + }
672 +"
673
674 1.5.4.3
```

#### F.4 uClibc changes

```
From 4681d0587bcd0d6d300916b80e4a30abe54aa962 Mon Sep 17 00:00:00 2001
    Date: Tue, 26 May 2009 15:24:13 +0200
Subject: [PATCH] uClibc: Some support for FDPIC ELF for AVR32
 \frac{2}{3}
 4
    This patch enables uClibc to be linked statically into a FDPIC ELF binary on AVR32. It doesn't update the parts necessary for dynamic
 \frac{5}{6}
 7
    linking.
 8
9\, There are also a few simple changes to memcmp, memcpy and memmove, which 10\, makes them work on the UC3 (which cannot access unaligned memory.)
11
                                                                            7 +++
12
     Rules.mak
      extra/Configs/Config.avr32
                                                                            3 +
13
     libc/string/avr32/memcp.S
libc/string/avr32/memcpy.S
libc/string/avr32/memmove.S
14
                                                                           11 ++++
                                                                           15 +++++
15
                                                                           16 +++++
16
     libc/sysdeps/linux/avr32/Makefile.arch
libc/sysdeps/linux/avr32/crt1.S
libc/sysdeps/linux/avr32/crti.S
17
                                                                            2 +-
                                                                           40 ++++++++++++
18
19
                                                                             4
     libc/sysdeps/linux/avr32/crtreloc.c
libc/sysdeps/linux/avr32/syscall.S
libc/sysdeps/linux/avr32/vfork.S
20
                                                                           \overline{21}
                                                                            6 ++
22
                                                                            4
     11 files charged, 191 insertions(+), 2 deletions(-)
create mode 100644 libc/sysdeps/linux/avr32/crtreloc.c
23
\bar{24}
\frac{25}{26}
    diff --git a/Rules.mak b/Rules.mak
index d3cda90..d3a7e15 100644
\overline{27}
    --- a/Rules.mak
+++ b/Rules.mak
00 -399,8 +399,15 00 endif
28
29
\overline{30}
31
     32
33
34
    +
35
36
37
    +ifeq ($(UCLIBC_FORMAT_FDPIC_ELF),y)
+ CPU_CFLAGS-y += -mfdpic -mno-init-got
+ CPU_LDFLAGS-y += -mfdpic
38
39
40
    +
+endif
41
42
43
     endif
44
    ifeq ($(TARGET_ARCH), i960)
diff --git a/extra/Configs/Config.avr32 b/extra/Configs/Config.avr32
index 8d70e6e..4e109ae 100644
--- a/extra/Configs/Config.avr32

45
46
47
48
49
    +++ b/extra/Configs/Config.avr32
    50
51
52
                 select ARCH_HAS_MMU
53
54 +config CONFIG_AVR32_UC3
```

```
55 + 56 + 
                                      bool "AVR32 UC3"
     57
               endchoice
     58
                config LINKRELAX
     59
    59 config LINKRELAX
60 diff --git a/libc/string/avr32/memcmp.S b/libc/string/avr32/memcmp.S
61 index ae6cc91..59b799e 100644
62 --- a/libc/string/avr32/memcmp.S
63 +++ b/libc/string/avr32/memcmp.S
64 @@ -20,6 +20,17 @@ memcmp:
65 sub len, 4
66 brlt .Lless_than_4
67
    \begin{array}{c} 67\\ 68\end{array}
             +#ifdef __CONFIG_AVR32_UC3__
+ /* This CPU cannot do unaligned accesses. */
     69
     70
71
                                       mov
                                                          r9, s1
r9, 3, COH
             +
             +
                                       andl
     72
73
74
             +
                                                                .Lless_than_4 /* s1 unaligned */
                                       brne
            + mov r9, s2
+ andl r9, 3, COH
+ brne .Lless_than_4 /* s2 unaligned */
+#endif /* __CONFIG_AVR32_UC3__ */
+
     75
76
77
     78
    79
80
               1:
                                       ld.w
                                                                r8, s1++
                                      ld.w
                                                               r9, s2++
     81
                                                                r8, r9
                                       cp.w
             cp.w r8, r9
diff --git a/libc/string/avr32/memcpy.S b/libc/string/avr32/memcpy.S
index bf091ab..803fbdc 100644
--- a/libc/string/avr32/memcpy.S
+++ b/libc/string/avr32/memcpy.S
     82
     83
     84
     85
             00 -6,6 +6,8 00
     86
                 * archive for more details.
*/
     87
     88
     89
     90
             +#include <features.h>
     91
              +
             * /* Don't use r12 as dst since we must return it unmodified */
#define dst r9
#define src r11
@@ -91,6 +93,18 @@ memcpy:
     92
     93
     94
     95
     96
    \frac{97}{98}
               .Lunaligned_dst:
             99
  100 +
101 +1:
             +
+
+
+
   102
                                       sub
                                                                len, 1
                                                               2f
r0, src++
  103
                                       brlt
105 + 105 + 106 + 107 + 2:

106 + 107 + 2:

108 + 109 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 + 100 
   104
                                       ld.ub
                                       st.b
                                                                 dst++, r0
                                       rjmp
                                                               1 b
  109 +#else /* __CONFIG_AVR32_UC3__ */
             +
  110
                                       sub
  111
                                                                 len. 4
                                                                2f
  112
                                       brlt
             1: ld.w r0, src++
@@ -104,6 +118,7 @@ memcpy:
ld.ub r0, src++
  113
   114
                                                            r0, src++
dst++, r0
  115
                                      st.b
  116
  117 .endr
118 +#endif /* _CONFIG_AVR32_UC3__ */
  119
  119
120 popm r0-r7, pc
121 .size memcpy, . - memcpy
122 diff --git a/libc/string/avr32/memmove.S b/libc/string/avr32/memmove.S
123 index 535f4a2..1b4484 100644
124 --- a/libc/string/avr32/memmove.S
125 b/b/b/string/avr32/memmove.S
             +++ b/libc/string/avr32/memmove.S
  125
             @@ -6,6 +6,8 @@
 * archive for more details.
 */
   126
  127
  128
  129
   130
             +#include <features.h>
  131
   132
              #define dst r12
   133
              #define src r11
#define len r10
   134
   135
             @@ -96,6 +98,19 @@ memmove:
   136
   137
                .Lunaligned_dst:
  138
                                       /* src is aligned, but dst is not. Expect bad performance */
```

139|+

```
r0, --src
145 + 146 + 147 +
                  ld.ub
                   st.b
                               --dst, r0
                               1b
                  rjmp
148 +2:
149 +
150 +#else /* __CONFIG_AVR32_UC3__ */
151 +

      151
      sub
      101

      153
      brlt
      2f

      154
      1:
      1d.w
      r0, --src

      155
      00
      -109,6
      +124,7
      00
      memmove:

      1c
      1d.ub
      r0, --src
      --src

157
                  st.b
                               --dst. r0
      .endr
+#endif /* __CONFIG_AVR32_UC3__ */
158
159
160
161 popm r0-r7, pc
162 .size memmove, . - memmove
163 diff --git a/libc/sysdeps/linux/avr32/Makefile.arch b/libc/sysdeps/linux/avr32/Makefile.arch
164 index 44fc01e..0d905f8 100644
           a/libc/sysdeps/linux/avr32/Makefile.arch
165
\begin{array}{c} 166 \\ 167 \end{array}
     +++ b/libc/sysdeps/linux/avr32/Makefile.arch
00 -5,7 +5,7 00
168
      # Licensed under the LGPL v2.1, see the file COPYING.LIB in this tarball.
\begin{array}{c} 169 \\ 170 \end{array}
       #
               := brk.c clone.c mmap.c sigaction.c
:= brk.c clone.c mmap.c sigaction.c crtreloc.c
171
      -CSRC
172 \\ 173
      +CSRC
174
                 := __longjmp.S setjmp.S bsd-setjmp.S bsd-_setjmp.S
       SSRC
                                                                                                             ١
175 sigrestorer.S syscall.S vfork.S
176 diff --git a/libc/sysdeps/linux/avr32/crt1.S b/libc/sysdeps/linux/avr32/crt1.S
177 index calfa7a..b4ca2e8 100644
      --- a/libc/sysdeps/linux/avr32/crt1.S
+++ b/libc/sysdeps/linux/avr32/crt1.S
178
179

      179
      +++
      p/11bC/systeps/inn./_

      180
      00
      -48,45
      00
      _start:

      181
      st.w
      --sp, r10

      182
      st.w
      --sp, r12

                                                                      /* stack_end */
/* rtld_fini */
183
     184
185
186
187
188
189
      +
190 +
191 +
                  /* FDPIC handing... */
192
      ++++
                               r12, r0
                  mov
193
                  /* Find the rofixup address. */
lddpc r11, .L_original_rofixup
194
195
      + + + + + + +
196
                  /* Find the got. */
lddpc r10, .L_original_got
197
198
199
200
                   /* Do relocations. */
201
                   rcall __self_reloc
      +
+
+
202
203
                   /* Relocated GOT pointer returned in r12. */
204
                  mov
                              r6, r12
      +
+
+
205
206
                   /* Restore r10 & r11. */
                            r10, r3
207
                   mov
      +
+
+
208
                   mov
                              r11, r4
209
210 \\ 211 \\ 211
                              r9, _init
                   lda.w
      + + + + +
                            r9, _1...
r8, _fini
r12, main
                   lda.w
212
                  lda.w
213
214
                  /* Ok, now run uClibc's main() -- should not return */
                              __uClibc_main
215
      +
                  call
216
      +
+
217
                   .align
                               2
218 +.L_original_rofixup:
219 + .long __ROFIXUP_LIST__
220 +.L_original_got:
                  .long _GLOBAL_OFFSET_TABLE_
221
222 +
```

```
223 +#elif defined(__PIC__)
  224
                          lddpc r6, L_GOT
           .L_RGOT:
  225
  \frac{226}{227}
                        rsub
                                          r6, pc
         diff -
         diff --git a/libc/sysdeps/linux/avr32/crti.S b/libc/sysdeps/linux/avr32/crti.S index 660f47c..b39c4bf 100644
  228
         --- a/libc/sysdeps/linux/avr32/crti.S
+++ b/libc/sysdeps/linux/avr32/crti.S
@@ -5,12 +5,14 @@
  229
  230
  231
  232
                         .type _init, @function
  233
          _init:
         _init:
stm --sp, r6, lr
+#ifndef __AVR32_FDPIC__
lddpc r6, 2f
  234
  235
  236
  237
           1:
                          rsub
                                           r6, pc
  238
                          rjmp
                                           3f
  239
                          .align 2
  240
                                        1b - _GLOBAL_OFFSET_TABLE_
           2:
                          .long
  241
          3:
  242
         +#endif /* __AVR32_FDPIC__ */
  243
         .section .fini
.align 2
@@ -18,9 +20,11 @@ _init:
  244
  245
          .,. .zv,11 00 _init:
.type _fini, 0function
_fini:
  246
  2/17
  248
         stm --sp, r6, lr
+#ifndef __AVR32_FDPIC__
lddpc r6, 2f
1: rsub r6 ~~
  249
  250
  251
                                           r6, pc
  252
           1:
                          rsub
                          rjmp 3f
.align 2
.long 1b - _GLOBAL_OFFSET_TABLE_
  253
  254
  255
           2:
  256
          3:
  256 3:
257 +#endif /* __AVR32_FDPIC__ */
258 diff --git a/libc/sysdeps/linux/avr32/crtreloc.c b/libc/sysdeps/linux/avr32/crtreloc.c
259 new file mode 100644
260 index 0000000..633e53a
 201 --- /dev/null
262 +++ b/libc/sysdeps/linux/avr32/crtreloc.c
263 @@ -0,0 +1,85 @@
264 +#include <sys/types.h>
265 +#include <link.h>
266 +
266 +
267 +
210 +{
210 +{
271 + /* Core address to which the segment is mapped. */
272 + unsigned long addr;
273 + /* VMA recorded in the program header. */
274 + unsigned long p_vaddr;
275 + /* Size of this segment in memory. */
276 + unsigned long p_memsz;
277 +};
278 +
279 +struct
  268 +/* This data structure represents a PT_LOAD segment. */
269 +struct elf32_fdpic_loadseg
  279 +struct elf32_fdpic_loadmap {
 279 +struct eli32_idpic_loadmap {
280 + /* Protocol version number, must be zero. */
281 + unsigned short version;
282 + /* Number of segments in this map. */
283 + unsigned short nsegs;
284 + /* The actual memory map. */
285 + struct elf32_fdpic_loadseg segs[/*nsegs*/];
286 + }.
  285 +
286 +};
287 +
  288 +static __always_inline void *
  289 +__reloc_pointer (void *p,
290 + __reloc_pointer (void *p,
  291 +{
292 + int c;
293 +
  295 +

294 +#if 0

295 + if (map->version != 0)

296 + /* Crash. */

297 + ((void(*)())0)();

298 +#endif
  299
         +
  299 +
300 + /* No special provision is made for NULL. We don't want NULL
301 + addresses to go through relocation, so they shouldn't be in
302 + .rofixup sections, and, if they're present in dynamic
303 + relocations, they shall be mapped to the NULL address without
304 + undergoing relocations. */
305 + for (c = 0;
306 + (/* Take advantage of the fact that the leadmap is ordered by

  306
         +
                           /* Take advantage of the fact that the loadmap is ordered by
```

```
\begin{array}{c|c} 307 \\ 308 \\ 309 \\ + \end{array}
                                virtual addresses. In general there will only be 2 entries,
so it's not profitable to do a binary search. */
< map->nsegs && p >= (void*)map->segs[c].p_vaddr;
                            с
310 + 311 + 312 +
                           c++)
                        /* This should be computed as part of the pointer comparison
    above, but we want to use the carry in the comparison, so we
    can't convert it to an integer type beforehand. */
unsigned long offset = p - (void*)map->segs[c].p_vaddr;
/* We only check for one-past-the-end for the last segment,
    assumed to be the data segment, because other cases are
    ambiguous in the absence of padding between segments, and
    rofixup already serves as padding between text and data.
    Unfortunately, unless we special-case the last segment, we
    fail to relocate the _end symbol. */
if (offset < map->segs[c].p_memsz
    || (offset == map->segs[c].p_memsz && c + 1 == map->nsegs))
    return (char*)map->segs[c].addr + offset;
                     {
313 + 314 + 315 +
316
         +
+
+
317
318
319 \\ 320
         ++
         +
 321
322
         +
+
323
         +
 324
                    7
325
         +
+
+
326
 327
               /* We might want to crash instead. */
\begin{array}{c|c} 328 \\ 329 \\ + \end{array}
               return (void*)-1;
329 + return (...
330 +}
331 +
332 +void* __self_reloc (const struct elf32_fdpic_loadmap *map,
333 + void ***reloc_list, void *got)
334 +{
335 +
              void ***i;
        .
+
+
+
336
               void **e;
337
338
               reloc_list = __reloc_pointer(reloc_list, map);
 339
         +
\begin{array}{c|c} 340 \\ 341 \\ + \end{array}
             for (i = reloc_list; (unsigned long)*i != 0xffffffff; i++) {
    e = __reloc_pointer(*i, map);
    if (*e != 0) {
 342
         +
         +
+
343
                         *e = __reloc_pointer(*e, map);
344
                   }
}
        + return __reloc_pointer(got, map);
+}
348
349 diff --git a/libc/sysdeps/linux/avr32/syscall.S b/libc/sysdeps/linux/avr32/syscall.S
350 index 55c1b1f..abea2b5 100644
351 --- a/libc/sysdeps/linux/avr32/syscall.S
352 +++ b/libc/sysdeps/linux/avr32/syscall.S
353 @@ -25,9 +25,13 @@ syscall:
354
                           brlo
                                              .Ldone
355
356
         #ifdef __PIC__
 357
        +#ifndef __AVR32_FDPIC__
lddpc r6, .Lgot
358
359
          .Lgotcalc:
 360
         rsub r6, pc
+#endif /* ____AVR32_FDPIC__ */
361
 362
 363
         +
         # ifdef __UCLIBC_HAS_THREADS__
    rsub r3, r12, 0
    mcall r6[__errno_location@got]
364
 365
 366
367 @@ -55,8 +59,10 @@ syscall:
368
         .align 2
#ifdef __PIC__
+#ifndef __AVR32_FDPIC__
 369
370
371
372
          .Lgot:
         .long .Lgotcalc - _GLOBAL_OFFSET_TABLE_
+#endif /* __AVR32_FDPIC__ */
373
374
 375
         #else
375 #else
376 # ifdef __UCLIBC_HAS_THREADS__
377 .Lerrno_location:
378 diff --git a/libc/sysdeps/linux/avr32/vfork.S b/libc/sysdeps/linux/avr32/vfork.S
379 index 03ca99f..830cba4 100644
380 --- a/libc/sysdeps/linux/avr32/vfork.S
381 +++ b/libc/sysdeps/linux/avr32/vfork.S
382 @@ -32,10 +32,12 @@ __vfork:
383 /* vfork failed, so we may use the stack freely */
384 pushm r4-r7.lr
        384
 385
 386
 387
 388
 389
390
                           rsub
                                              r6, pc
```

```
391 +#endif /* __AVR32_FDPIC__ */
392 mcall r6[__errno_location@got]
393
     #else
    rsub r4, r12, 0
@@ -46,8 +48,10 @@ __vfork:
394
395
    396
397
398
399
400
    .long .L_RGOT - _GLOBAL_OFFSET_TABLE_
+#endif /* __AVR32_FDPIC__ */
#else
401
402
\begin{array}{c} 403 \\ 404 \end{array}
     #else
     .L__errno_location:
405
               .long __errno_location
406
    --
407 1.5.4.3
```

#### F.5 Unsubmitted GCC change

```
1 From ec741a7b83a01e8f316fbf649cf98da0601f86da Mon Sep 17 00:00:00 2001
 2 From: =?utf-8?q?Gunnar=20Rang=C3=B8y?= <rangoy@mnops.(none)>
3 Date: Tue, 2 Jun 2009 10:33:17 +0200
4 Subject: [PATCH] Set -mno-init-gout if -mfdpic is specified.
  5
   This patch changes gcc so that specifying -mfdpic flag automatically adds the -mno-init-got flag.
  6
  7
  8
    _ _ _
    gcc/config/avr32/linux-elf.h | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
 9
\frac{1}{22}
    #undef ASM_SPEC
 \overline{24}
 25
    1.5.4.3
```

### Appendix G

### Patch for elf2flt

This appendix lists the patch for the modifications done to the elf2flt utility while experimenting with the flat format. The patch is based on a CVS-snapshot (6. March 2009). These changes were not submitted to the maintainers, and probably never will be, since no useful results were achieved.

```
diff --git a/config.sub b/config.sub
index 4279c84..ed9cbb6 100755
   \frac{1}{2}
   3
                         a/config.sub
          a/config.sub
w++ b/config.sub
www.example.sub
www.example
   \frac{4}{5}
   6
   | am33_2.0 \
| avr32 \
           +
                                        10
                                                 arc | arm | arm[bl]e | arme[lb] | armv[2345] | armv[345][lb] | avr \
 11
 12
           @@ -425,6 +426,10 @@ case $basic_machine in
basic_machine=m68k-apple
os=-aux
13
 14
 15
\begin{array}{c} 16 \\ 17 \end{array}
                                                                        ;;
           +
                                            avr32)
 18
                                                                         basic_machine=avr32
           ++++

    \begin{array}{c}
      19 \\
      20
    \end{array}

                                                                         os=-linux
                                                                         ;;
21
                                          balance)
22
         casic_machine=ns32
os=-dynix
diff --git a/elf2flt.c b/elf2flt.c
index 546305f..9d97c39 100644
---- a/elf2flt.c
+++ b/elf2flt.c
                                                                         basic_machine=ns32k-sequent
\bar{23}
\frac{1}{24}
\overline{26}
           +++ b/elf2flt.c
@@ -64,6 +64,8 @@
#include <elf/microblaze.h>
\frac{1}{27}
\overline{29}
                                                                                                                                       /* TARGET_* ELF support for the BFD library */
           #Include <elf/microblage.n>
#elif defined(TARGET_bfin)
#include "elf/bfin.h"
+#elif defined(TARGET_avr32)
+#include "elf/avr32.h"
30
\frac{31}{32}
33
34
35
              #else
#include <elf.h>
                                                                                                   /* TARGET_* ELF support for the BFD library
                                                                                                                                                                                                                                                                                                                            */
36
             #endif
           #endif
@@ -113,6 +115,9 @@
#define ARCH "nios"
37
38
             #elif defined(TARGET_nios2)
#define ARCH "nios2"
\frac{39}{40}
           +#elif defined(TARGET_avr32)
41
42
           +#define ARCH
                                                                         "avr32"
43
44
             #else
45
              #error "Don't know how to support your CPU architecture??"
46
              #endif
47
           @@ -140,7 +145,7 @@
48
            #endif
49
50
           -int verbose = 0; /* extra output when running */
+int verbose = 1; /* extra output when running */
int pic_with_got = 0; /* do elf/got processing with PIC code */
51
52 \\ 53
```

```
57
         int
                                       bad_relocs = 0;
                                       **symb;
 58
         asymbol
 59
         long
                                       nsymb;
 60
     +
        int
 61
 62
      #if 0
    #11 0
printf("%s(%d): output_relocs(abs_bfd=%d,synbols=0x%x,number_of_symbols=%d"
00 -427,6 +433,7 00 dump_symbols(symbols, number_of_symbols);
 * Also note that both the relocatable and absolute versions have this
 * terminator even though the relocatable one doesn't have the GOT!
 63
 64
 65
 66
 67
           */
       68
     +
 69
70
 71
 \frac{72}{73}
     @@ -444,6 +451,21 @@ dump_symbols(symbols, number_of_symbols);
     #endif
 74
         }
 75
76
     77 \\ 78 \\ 79
     +
                                        (flat_reloc_count + got_size) * sizeof(uint32_t));
     +
        for (i = 0; i < got_size / sizeof(uint32_t); i++) {
    unsigned long offset = data_vma + i * sizeof(uint32_t);
    uint32_t value = ntohl(((uint32_t *)data)[i]);</pre>
     +
 80
 \frac{81}{82}
     +
+
 83
     +
               fprintf(stderr, "Add GOT reloc at 0x%08x (value: 0x%08x)\n", offset, value);
flat_relocs[flat_reloc_count] = pflags | offset;
     +
 84
 85
     +
               flat_reloc_count++;
 86
     +
+
        ł
 87
     +#endif /* TARGET avr32 */
 88
     +
 89
         fprintf(stderr, "casd: %lu\n", (unsigned long)flat_reloc_count);
for (a = abs_bfd->sections; (a != (asection *) NULL); a = a->next) {
    section_vma = bfd_section_vma(abs_bfd, a);
 90
     +
 91
 92
 93
     @@ -614,7 +636,8 @@ dump_symbols(symbols, number_of_symbols);
the program text. How this is handled may
still depend on the particular relocation
 94
 95
 96
                                             though. */
switch (q->howto->type) {
printf("Switching on : %d", q->howto->type);
switch (q->howto->type) {
 97
 98
 99
     +
100
                                                              int r2_type;
101
102
      #ifdef TARGET_v850
                                                   case R_V850_HI16_S:
103
     @@ -708,6 +731,26 @@ dump_symbols(symbols, number_of_symbols);
104
105
                                                             break;
106
                                                   default:
                                                              goto bad_resolved_reloc;
107
108
     +#elif defined(TARGET_avr32)
109
     +
                                                   case R_AVR32_32:
110
                                                        rintf("reloacting switch(AVR32_32), typenr: %d\n", q->howto->type);
relocation_needed = 1;
\begin{array}{c} 111\\ 112 \end{array}
     +
     +
+
+
+
113
                                                         break;
                                                   case R_AVR32_DIFF32:
    printf("reloacting switch(DIFF32), typenr: %d\n", q->howto->type);
    relocation_needed = 0;
\begin{array}{c} 114 \\ 115 \end{array}
116
     +
+
+
                                                  relocation_needed = 0;
break;
case R_AVR32_GOTPC:
case R_AVR32_GOTI6S:
    printf("reloacting switch(GOT), typenr: %d\n", q->howto->type);
    relocation_needed = 0;
    break;
117
118
119
     +
+
+
120
121
122
     +
+
123
     +
124
                                                   default:
125
     +
                                                        printf("reloacting switch(DEFAULT), typenr: %d\n", q->howto->type);
126
     +
                                                         goto bad_resolved_reloc;
127
128
     #elif defined(TARGET_m68k)
                                                   case R_{68K_{32}}:
129
130
                                                             goto good_32bit_resolved_reloc;
     131
132
133
                                                              break;
134
      #endif
135
     +#ifdef TARGET_avr32
136
     +
                                                   case R_AVR32_32:
137
```

```
\begin{array}{c|c} 138 & + \\ 139 & + \\ 140 & + \end{array}
                                                                                            sym_vma = bfd_section_vma(abs_bfd, sym_section);
sym_addr += sym_vma + q->addend;
printf("real reloacting switch(AVR32_32), typenr: %d\n", q->
                howto->type);
141
       +
+
                                                                                            relocation_needed = 1;
                                                                           break;
case R_AVR32_DIFF32:
142
\begin{vmatrix} 143 \\ 144 \end{vmatrix} +
                                                                                           printf("real reloacting switch(AVR32_DIFF32), typenr: %d\n", q->
                howto->type);
\begin{array}{c|c} 145 \\ 146 \\ 147 \\ + \end{array}
                                                                           break;
case R_AVR32_GOTPC:
case R_AVR32_GOT16S:
\begin{array}{c|c} 148 \\ 149 \\ + \end{array}
                                                                                   printf("real reloacting switch(GOT), typenr: %d\n", q->howto->type);
                                                                                    break:
150 +#endif
        #ifdef TARGET_v850
151
                                                                           case R_V850_32:
152
                                                                                           relocation_needed = 1;
153
154 @@ -1945,6 +2002,18 @@ int main(int argc, char *argv[])
                 bfd_size_type sec_size;
bfd_vma sec_vma;
155
156
157 \\ 158
                 sec_size = bfd_section_size(abs_bfd, s);
sec_vma = bfd_section_vma(abs_bfd, s);
       +
+
159
160 + 161 + 161 + 162 + 
                 if(sec_size ==0)
                        continue;
\begin{array}{c} 163 \\ 164 \end{array}
       + + + + +
                 fprintf(stderr, "name: %-20s %#7lx %#7lx (%#7lx) flags: %s%s%s\n", s->name,
    sec_vma, sec_vma + sec_size, sec_size,
    (s->flags & SEC_CODE) ? "C" : "",
    (s->flags & SEC_DATA) ? "D" : "",
    (s->flags & SEC_ALLOC) ? "A" : "");
165
166
167
\begin{array}{c|c} 168 \\ 168 \\ 169 \\ 170 \end{array} +
                  if (s->flags & SEC_CODE) {

      171
      vma = &text_vma;


      172
      len = &text_len;

      173
      00 -1957,8 +2026,6 00 int main(int argc, char *argv[])

174
                 } else
                      continue;
175 \\ 176
                  sec_size = bfd_section_size(abs_bfd, s);
sec_vma = bfd_section_vma(abs_bfd, s);
177
        _
178
179
       -
       if (sec_vma < *vma) {
    if (*len > 0)
    @@ -2065,6 +2132,7 @@ int main(int argc, char *argv[])
    | (pic_with_got ? FLAT_FLAG_GOTPIC : 0)
    | (docompress ? (docompress == 2 ? FLAT_FLAG_GZDATA : FLAT_FLAG_GZIP) : 0)
    );

180
181
182
183
184
185
                             ):
             printf("load to: %i\n", load_to_ram);
hdr.build_date = htonl((unsigned long)time(NULL));
memset(hdr.filler, 0x00, sizeof(hdr.filler));
186
       +
187
188
```

## Appendix H EVK1100 SRAM expansion board



### Appendix I

### Test source code

#### I.1 Linux exception tests

#### I.1.1 Unaligned read

```
1 #include <signal.h>
2 #include <stdio.h>
3 #include <stdlib.h>
4
5 static void sigbus_handler(int ignored)
6 {
     fprintf(stderr, "Got SIGBUS exception.\n");
7
     exit(1);
8
9 }
10
  static char buffer[16];
11
12
13
  int main()
14 {
    int *p = (int *)(&buffer[1]); /* Create unaligned pointer. */
15
16
    signal(SIGBUS, sigbus_handler);
17
18
    fprintf(stderr, "Triggering SIGBUS exception (unaligned read):\n");
printf("*p is: %d\n", *p);
19
20
^{21}
     fprintf(stderr, "Exception didn't trigger.\n");
22
23
     return 0;
24 }
```

#### I.1.2 Unaligned write

```
1 #include <signal.h>
2 #include <stdio.h>
3 #include <stdio.h>
4
5 static void sigbus_handler(int ignored)
6 {
7 fprintf(stderr, "Got SIGBUS exception.\n");
8 exit(1);
9 }
10
11 static char buffer[16];
12
13 int main()
```

```
14 {
    int *p = (int *)(&buffer[1]); /* Create unaligned pointer. */;
15
16
17
    signal(SIGBUS, sigbus_handler);
18
    fprintf(stderr, "Triggering SIGBUS exception (unaligned write):\n");
19
    *p = 42;
20
    fprintf(stderr, "Exception didn't trigger.\n");
21
22
23
    return 0;
24 }
```

#### I.1.3 Invalid read

```
1 #include <signal.h>
2 #include <stdio.h>
3 #include <stdlib.h>
4
5
  static void sigbus_handler(int ignored)
6 {
     fprintf(stderr, "Got SIGBUS exception.\n");
7
8
     exit(1);
9 }
10
11
  int main()
12 {
13
    int *p = (int *)0x100000;
14
     signal(SIGBUS, sigbus_handler);
15
16
    fprintf(stderr, "Triggering SIGBUS exception (invalid read):\n");
printf("*p is: %d\n", *p);
17
18
     fprintf(stderr, "Exception didn't trigger.\n");
19
20
^{21}
     return 0;
22 }
```

#### I.1.4 Invalid write

```
1 #include <signal.h>
2 #include <stdio.h>
3 #include <stdlib.h>
4
5 static void sigbus_handler(int ignored)
6
  {
7
    fprintf(stderr, "Got SIGBUS exception.\n");
8
    exit(1);
9 }
10
11 int main()
12 {
    int *p = (int *)0x100000;
13
14
    signal(SIGBUS, sigbus_handler);
15
16
17
    fprintf(stderr, "Triggering SIGBUS exception (invalid write):\n");
    *p = 42;
18
    fprintf(stderr, "Exception didn't trigger.\n");
19
20
21
    return 0;
22 }
```

#### I.1.5 Invalid opcode (aligned)

```
1 #include <signal.h>
  #include <stdio.h>
2
3 #include <stdlib.h>
4
  static void sigill_handler(int ignored)
5
6 {
\overline{7}
     fprintf(stderr, "Got SIGILL exception.\n");
     exit(1):
8
9 }
10
  int main()
11
12 {
     signal(SIGILL, sigill_handler);
13
14
     fprintf(stderr, "Triggering SIGILL exception (rsubeq instruction):\n");
15
     asm(".balignw 4, 0xd703"); /* Align on 4
asm("rsubeq r0, 42"); /* Illegal opcode. */
                                     /* Align on 4 bytes, pad with NOPs. */
16
17
     fprintf(stderr, "Exception didn't trigger.\n");
18
19
20
     return 0;
21 }
```

I.1.6 Invalid opcode (unaligned)

```
1 #include <signal.h>
  #include <stdio.h>
2
3 #include <stdlib.h>
4
5
  static void sigill_handler(int ignored)
6
  {
\overline{7}
    fprintf(stderr, "Got SIGILL exception.\n");
    exit(1);
8
9 }
10
11 static void sigsegv_handler(int ignored)
12
  {
    fprintf(stderr, "Got SIGSEGV exception.\n");
13
14
    exit(1);
15 }
16
17 int main()
18
  £
    signal(SIGILL, sigill_handler);
19
20
    signal(SIGSEGV, sigsegv_handler);
21
    fprintf(stderr, "Triggering SIGILL exception (halfword aligned rsubeq instruction):\n");
22
    asm(".balignw 4, 0xd703"); /* Align on 4 bytes, pad with NOPs. */
^{23}
    asm("nop"); /* Make sure that the illegal opcode is aligned at a half-word boundary. */
24
    asm("rsubeq r0, 42"); /* Illegal opcode. */
25
    fprintf(stderr, "Exception didn't trigger.\n");
26
27
28
    return 0;
29 }
```

#### I.2 Toolchain tests

I.2.1 Simple program

```
1 #include <unistd.h>
2
3 int main(int argc, char *argv[])
4 {
5 write(1, "Hello!\n", 7);
6 return 0;
7 }
```

#### I.2.2 More complex program

```
1 #include <stdio.h>
2
3 int main(int argc, char *argv[])
4 {
5 printf("Hello world! %d\n", 42);
6 return 0;
7 }
```

### Appendix J

### **Digital appendices**

This appendix lists the digital appendices.

#### J.1 Linux patches

This is a directory with the patches for Linux

#### J.2 U-Boot patches

This is a directory with the patches we submitted for U-Boot.

#### J.3 U-Boot unsubmitted changes

This is a patch with the unsubmitted changes for U-Boot.

#### J.4 Toolchain patches

This directory contains the patches we submitted for GCC, GNU Binutils and uClibc.

#### J.5 elf2flt changes

This is a patch with the changes we made to elf2flt.

#### J.6 SPI DMA changes

This patch contains the changes we made to the SPI driver and the peripheral DMA controller.

#### J.7 Tests

This directory contains the source code for the tests.