# Meta-parameterisation of Power Semiconductor Devices for Studies of Efficiency and Power Density in High Power Converters 

Rene A. Barrera-Cardenas, Takanori Isobe and Marta Molinas<br>University of Tsukuba, 1-1-1 Tennoudai, Tsukuba, Ibaraki 305-8573, Japan<br>Phone: +81 (29) 853-5780, Fax: +81 (29) 853-5838<br>Email: barrera.rene.fm@u.tsukuba.ac.jp, URL: http://power.bk.tsukuba.ac.jp/

## Acknowledgments

Authors greatly appreciate support of the Japan Society for the Promotion of Science (JSPS) which is the source of funding for this research.

## Keywords

$\ll$ Power semiconductor device》, <IGBT>,<<IGCT》,<<Design>>,<<High power discrete device»


#### Abstract

This paper presents a meta-parameterised approach for evaluation of power switch modules (PSMs) in high power converters (HPCs). General models and parameters for evaluation of power losses and volume of PSMs are presented. Then, meta-parameterisation is performed for the High Power Semiconductor Devices (HPSDs) that are commonly used in HPCs, considering two types of package, press-pack and module type, and including IGBT, IGCT and IEGT chip technologies. A comparative analysis based on current capability and its dependency with the frequency in voltage source converters is introduced for the considered HPSD technologies. Press-pack IGBT technology shows the higher current capability and power dissipation performance, so it can be good choice for increase the operative frequency in HPCs.


## Introduction

The efficiency $(\eta)$ and power density ( $\rho$ ) of a High Power Converter (HPC) are highly influenced by the type of High Power Semiconductor Device (HPSD) selected for the high power switch module (PSM). HPSDs that are commonly used in HPCs include the Insulated Gate Bipolar Transistor (IGBT), the integrated Gate Commutated Thyristor (IGCT) and the Injection Enhanced Gate Transistor (IEGT) [1, 2, 3]. Normally, HPSDs based on different technologies (e.g. IGBT, IGCT, inter alia) are not available with the same ratings (blocking voltage capability $V_{\text {Block }}$ and maximum current rating $I_{\text {sw.mx }}$ ), so the comparison of HPSDs to determine the best for a specific application is not easy and generally the comparison is done for a system specifications which favouring a HPSD over the others.

For example, in [1] and [2] the loss analysis and comparison of press-pack type HPSDs, $6.5 \mathrm{kV} / 3800 \mathrm{~A}$ IGCT, $4.5 \mathrm{kV} / 2400 \mathrm{~A}$ IGBT, $4.5 \mathrm{kV} / 2100 \mathrm{~A}$ IEGT, and a module type $6.5 \mathrm{kV} / 750 \mathrm{~A}$ IGBT for a 5 MW back-to-back type 3LNPC Voltage Source Converter (VSC) is presented. The considered IGCT has been found to have the highest $\eta$ as it was reported in [1]. However, the $I_{\text {sw.mx }}$ of the considered IGCT is around $60 \%$ higher than the considered IEGT (with $30 \%$ lower $V_{\text {Block }}$ ) and 5 times higher $I_{\mathrm{sw} . \mathrm{mx}}$ than the considered IGBT with the same $V_{\text {Block. }}$. Since the conduction characteristic of HPSD improves as $I_{\text {sw.mx }}$ increases, the selection of the HPSD has favored to the IGCT technology in this case. So the conclusion reported in [1] is only valid for the considered HPSD and not for the HPSD-technology itself.


Fig. 1: Typical look of the considered Fig. 2: Schematic profile and cross-section of the considHPSDs: a) IGCT[9], b) IGBT-M[9] or IEGT- ered CST for a HPSD: Module type (Top) and Press-Pack M[10], c) IGBT-PP[9], and d) IEGT-PP[10]. type (Bottom)

A more general comparative analysis can be carry out based on the meta-parameterisation of the HPSDs [4]. This method allows a better comparison since the results do not depend on a single HPSD but the family of HPSDs (HPSD-technology), so the analysis can detect the areas of application (power rating, operational frequency and voltage rating) where a semiconductor type and/or technology is better in a more general way. This paper presents the meta-parameterisation of five different HPSD technologies (press-pack IGBTs, module type IGBTs, press-pack IGCTs, press-pack IEGTs and module type IEGTs) to be used in studies of $\eta$ and $\rho$ of HPC. Then, figure of merit are defined to perform a comparative analysis of HPSDs from the point of view of technology and not using a discrete device approach.

## Meta-Parameterisation of High Power Semiconductor Devices

HPSD modelling defines the related HPSD Parameters (HPSD-P) needed for the analytical evaluation of power losses and volume of the HPC. On the other hand, selection of a HPSD for a specific application is mainly determined by the required $V_{\text {Block }}$ and $I_{\text {sw.mx }}$ that the HPSD should carry and switch off in the worst case scenario. Once the HPSD is selected, the HPSD-Ps are defined and the evaluation can be done. As follows, general models of HPSD are presented to define the main HPSD-Ps needed to evaluated its performance, and at the same time, it is shown how HPSD-Ps vary as function of $V_{\text {Block }}$ and $I_{\text {sw.max }}$, so it is possible to predict theirs values by the proposed models and therefore meta-parameterisation of HPSDs (parameterisation of the HPSD-Ps) can be performed.

In general, the following model is used to parameterise a given HPSD-P $\chi$ (meta-parameterize) as function of $V_{\text {Block }}$ and $I_{s w . m x}$ :

$$
\begin{equation*}
\chi=\chi_{0} \cdot I_{s w \cdot m x}^{\chi_{1}} \cdot V_{B l o c k}^{\chi_{2}} \tag{1}
\end{equation*}
$$

where the meta-parameters $\chi_{i=0 \ldots .2}$ of the parameter $\chi$ are curve-fitting values, which depend on PSD technology. All meta-parameters are calculated by an iterative process in order to reduce the error of meta-parameter estimation and considering some assumptions, which are explained below.

## Considered HPSD technologies

Three HPSD technologies commonly used in HPCs are considered in this paper, IGCTs, IGBTs and IEGTs. The IGBT and IEGT devices can be found in two different packages, module type and presspack type. Since package technology influence thermal HPSD-Ps, even if same chip technology is used, then these two sub-technologies are considered in this paper. Therefore, in total, five different types of HPSD are meta-parameterised and compared. Fig. 1 shows the typical look of the considered devices.

The IGBT press-pack devices, StakPak, from ABB have been considered in order to extract the main properties and HPSD-Ps of IGBT Press-Pack (IGBT-PP) technology. In total, 7 StakPak devices are


Fig. 3: $R_{\text {th,HA.min }}$ for the considered CST and its total volume as function of $A_{\text {HPSD }}$.

Table I: Heat Sink model parameters

| Parameter | Value |
| :---: | :---: |
| $K_{\mathrm{HS} 1}$ | $45.3[\mathrm{~mm} \cdot \mathrm{~K} / \mathrm{W}]$ |
| $K_{\mathrm{HS} 2}$ | $0.164[\mathrm{~mm} \cdot \mathrm{~K} / \mathrm{W}]$ |
| $K_{\mathrm{HS} 3}$ | $12.51[\mathrm{~mm} \cdot \mathrm{~K} / \mathrm{W}]$ |
| $K_{\mathrm{HS} 4}$ | $9.016\left[\mathrm{~cm}^{2} \cdot \mathrm{~K} / \mathrm{W} \cdot \mathrm{s}\right]$ |
| $K_{\delta \mathrm{A} 0}$ | 0.711 |
| $K_{\mathrm{AA}}$ | -0.1754 |
| $K_{\mathrm{FS} 0}$ | $0.0176\left[\mathrm{~m}^{3}\right]$ |
| $K_{\mathrm{FS} 1}$ | 0.5304 |
| $V e l_{\text {fan }}$ | $10[\mathrm{~m} / \mathrm{s}]$ |
| $d_{\mathrm{HS}, \min }$ | $1[\mathrm{~mm}]$ |
| $l_{\mathrm{HS}, \text { max }}$ | $\approx 1.3 \cdot \sqrt{A_{\mathrm{HPSD}}}$ |
| $w_{\mathrm{HS}, \max }$ | $\approx 1.3 \cdot \sqrt{A_{\mathrm{HPSD}}}$ |
| $h_{\mathrm{HS}, \max }$ | $0.5 \cdot w_{\mathrm{HS}, \max }$ |

Table II: Meta-Parameters for thermal evaluation

|  | Metaparameter | IGBT-M |  | IGBT-PP |  | IEGT-M |  | IEGT-PP |  | IGCT | DIODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AS | D | AS | D | AS | D | AS | D |  |  |
| $\begin{gathered} \hline \hline R_{\mathrm{th}, \mathrm{JH}} \\ {\left[{ }^{\circ} \mathrm{C} / W\right]} \end{gathered}$ | $R_{\text {th, JH0 }}$ | .37e3 | .79e3 | .18e3 | 1.11e4 | 6.93 e 5 | 1.73 e 6 | 1.53 e 5 | 7.98e6 | 4.36 | 3.36 e 6 |
|  | $R_{\text {th, } \mathrm{JH} 1}$ | -0.77 | -0.80 | -0.90 | -0.40 | -0.96 | -0.96 | -0.77 | -0.96 | -0.49 | -0.74 |
|  | $R_{\text {th, }, \mathrm{H} 2}$ | -0.47 | -0.45 | -0.35 | -1.29 | -1.23 | -1.23 | -1.26 | -1.45 | -0.21 | -1.57 |
| $\begin{gathered} A_{\text {HPSM }} \\ {\left[m^{2}\right]} \end{gathered}$ | $A_{\text {HPSM0 }}$ | $4.23 \mathrm{e}-7$ |  | $8.10 \mathrm{e}-6$ |  | $1.70 \mathrm{e}-5$ |  | $8.43 \mathrm{e}-9$ |  | $3.30 \mathrm{e}-5$ | 7.1e-14 |
|  | $A_{\text {HPSM }}$ | 0.772 |  | 0.772 |  | 0.328 |  | 0.653 |  | 0.435 | 0.797 |
|  | $A_{\text {HPSM2 }}$ | 0.605 |  | 0.290 |  | 0.582 |  | 1.030 |  | 0.179 | 2.136 |
| $T_{\mathrm{j}, \mathrm{mx}}\left[{ }^{\circ} \mathrm{C}\right]$ |  | $150^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ | $115^{\circ} \mathrm{C}$ |

available in 2.5 kV and 4.5 kV maximum blocking capability. On the other hand, the IGBT Module (IGBT-M) parameters have been calculated based on the HiPak IGBT Modules from ABB. In total, 18 HiPak devices are available with a $V_{\text {Block }}$ from 1.7 kV up to 6.5 kV . Only devices from the last generation with the SPT+ chips technology from both sub-technologies, StakPak and HiPak IGBTs, have been considered.

The IEGT devices from TOSHIBA have been considered for both IEGT press-pack (IEGT-PP) and IEGT Module (IEGT-M) technologies. Five IEGT-PP devices are available with $V_{\text {Block }}$ of 3.3 kV and 4.5 kV . On the other hand, also five IEGT-M are available in TOSHIBA portafolio with $V_{\text {Block }}$ from 1.7 kV up to 4.5 kV . All devices has the same IEGT chip technology.

Finally, the last generation of IGCTs devices from ABB portafolio, both RC-IGCTs (Reverse Conducting) and AS-IGCTs (Asymmetric) type, have been considered. The RC-IGCT is an IGCT with anti-parallel Free Wheel Diode (FWD) which is comparable with the considered IGBTs and IEGTs devices. However, only two RC-IGCTs devices are offered in ABB portafolio, which limit the metaparameterisation process. Therefore, the AS-IGCT is the representative IGCT technology considered, and an external press-pack fast recovery diodes from $A B B$ is considered to be connected in anti-parallel, as it is recommended from the manufacturer. The RC-IGCT electrical parameters are considered only to improve meta-parameters. In total, 7 IGCT devices and 9 press-pack diodes have been analysed.

## Thermal Model and Cooling System

Average thermal model of the HPSD can be used to calculate the required heat-sink-to-ambient thermal resistance ( $R_{t h, H A . R q}$ ) of the Cooling System Technology (CST) for the worse operating condition, and then size and weight of the CST can be estimated. For a HPSD composed by an Active Switch (AS) (i.e. IGBT or IEGT) and anti-parallel FWD, the $R_{t h, H A . R q}$ to guaranty do not excess the maximum junction
temperature of the $\operatorname{HPSD}\left(T_{\mathrm{j}, \mathrm{mx}}\right)$ can be estimate by:

$$
\begin{equation*}
R_{\mathrm{th}, \mathrm{HA} . \mathrm{Rq}}=\frac{K_{\mathrm{sft}} T_{\mathrm{j}, \mathrm{mx}}-T_{\mathrm{a}}-\max \left(R_{\mathrm{th}, \mathrm{JH} . \mathrm{AS}} P_{\mathrm{AS}}, R_{\mathrm{th}, \mathrm{JH} . \mathrm{D}} P_{\mathrm{D}}\right)}{P_{\mathrm{AS}}+P_{\mathrm{D}}} \tag{2}
\end{equation*}
$$

where $P_{\mathrm{AS}}$ and $P_{\mathrm{D}}$ are the power losses of the AS and FWD , respectively, $K_{\mathrm{sft}}$ is the safety factor of thermal design to take into account the dynamic variation of temperature in a period of time, $T_{a}$ is the ambient temperature, $R_{t h, J H}$ is the junction-to-heat-sink $R_{t h}$ calculated by adding the junction-to-case $R_{t h}\left(R_{t h J C}\right)$ and the case-to-heat-sink $R_{t h}\left(R_{t h C H}\right)$, given in the data-sheet of the PSD, for AS and FWD respectively.

On the other hand, two main types of CSTs are used in high power applications [5]: forced air cooling and liquid cooling. However, only forced air cooling system is considered in this paper. Fig. 2 shows the schematic profile of the Power Switch Module (PSM) with forced air CST considered in this paper, for module type HPSD (Fig. 2(top)) and press-pack type HPSD (Fig. 2(bottom)). Then, the volume of the PSM ( $V o l_{\text {PSM }}$ ) defined in Fig. 2, can be approximated by the sum of HPSD volume ( $V o l_{\text {HPSD }}$ ), the heat sink structure volume $\left(V o l_{H S S}\right)$ and the fan set volume $\left(\operatorname{Vol}_{\mathrm{FS}}\right)$. However, since $\operatorname{Vol}_{\mathrm{HPSD}}$ is much smaller than $V o l_{H S S}$, normally it can be neglected.

For a given forced air CST, its nominal heat-sink-to-ambient thermal resistance $\left(R_{t h, H A}\right), V_{o l} l_{H S S}$ and Vol $_{\mathrm{FS}}$ are correlated and can be defined by its geometry. Additionally, the influence of the ratio between HPSD area $\left(A_{\mathrm{HPSD}}\right)$ and Heat Sink plate area $\left(A_{\mathrm{HS}}\right)\left(\delta_{\mathrm{A}}=A_{\mathrm{HPSD}} / A_{H S}\right)$ should be taken into account to rigorously compare different HPSDs. Then, based on analytical models reported in [5], and using the meta-parameterisation concept [4], the following simplified model is proposed:

$$
\begin{align*}
& R_{\mathrm{th}, \mathrm{HA}}=K_{\mathrm{HS} 0}+\frac{\left(K_{\delta \mathrm{A} 1}+\left(1-K_{\delta \mathrm{A} 1}\right) \delta_{\mathrm{A}}\right) K_{\mathrm{HS} 4} l_{\mathrm{HS}}}{w_{\mathrm{HS}} l_{\mathrm{HS}}\left(h_{\mathrm{HS}}-d_{\mathrm{HS}}\right) \text { Vel }_{\mathrm{fan}} \delta_{\mathrm{A}}},  \tag{3}\\
& K_{\mathrm{HS} 0}=\frac{\left(K_{\delta \mathrm{A} 0}+\left(1-K_{\delta \mathrm{A} 0}\right) \delta_{\mathrm{A}}\right)\left(K_{\mathrm{HS} 1} d_{\mathrm{HS}}+K_{\mathrm{HS} 2}\left(h_{\mathrm{HS}}-d_{\mathrm{HS}}\right)+\frac{K_{\mathrm{HS} 3}}{\left(h_{\mathrm{HS}}-d_{\mathrm{HS}}\right)}\right)}{w_{\mathrm{HS}} l_{\mathrm{HS}} \delta_{\mathrm{A}}},  \tag{4}\\
& V o l_{\mathrm{HSS}}=l_{\mathrm{HS}} \cdot w_{\mathrm{HS}} \cdot h_{\mathrm{HS}}  \tag{5}\\
& V o l_{\mathrm{FS}}=K_{\mathrm{FS} 0} V o l_{\mathrm{HSS}}^{\mathrm{FS}_{\mathrm{FS}}} \tag{6}
\end{align*}
$$

where $V e l_{\text {fan }}$ is the lineal fan speed, and the parameters $K_{\mathrm{HSi}}, K_{\delta \mathrm{Ai}}$, and $K_{\mathrm{FSi}}$ are regression coefficients, whose can be found by taking data of heat sink structures and fans available in the market. The heat sink model parameters considered in this paper are presented in Table I.

By solving the set of equations $2-6$, the $\operatorname{Vol}_{\text {PSM }}$ can be estimated for the worst case scenario in the converter design. It should be noted that for press-pack HPSD, two heat sink elements are used (see Fig. 2(bottom)), and each heat sink element is designed to achieve only $0.5 \cdot R_{\text {th, HA.Rq. Additionally, }}$ CST limitations can be estimated for each HPSD technology by considering physical limits of heat sink structure. Fig. 3 shows the minimum thermal resistance ( $R_{\mathrm{th}, \mathrm{HA} . \mathrm{min}}$ ) achieved by the considered CST as function of $A_{\text {HPSD }}$ for each type of HPSD package, when the limiting conditions specified in Table I are considered. It can be noted from Fig. 3 that press-pack package allows smaller $R_{\mathrm{th}, \mathrm{HA} . \min }$ but with a bulky heat sink structure. Also, it should be noted that $A_{\text {HPSD }}$ is an important parameter to determine the $R_{\text {th,HA.min }}$.
In total four thermal parameters should be estimated for a single HPSD: $T_{\mathrm{j}, \mathrm{mx}}, R_{\mathrm{th}, \mathrm{JH} . \mathrm{AS}}, R_{\mathrm{th}, \mathrm{JH} . \mathrm{D}}$ and $A_{\text {HPSD }}$. Fig 4 shows the thermal parameters as function of $I_{\text {sw.mx }}$ for different HPSDs types and $V_{\text {Block }}$ values. All HPSDs offered by the manufacturer from the considered semiconductor technologies are plotted with marks, and the meta-parameterised models are plotted as dotted lines. The meta-parameters are summarised in Table II. In the case of $T_{\mathrm{j}, \mathrm{mx}}$, it is a fix value for a given HPSD technology, which is also reported in Table II.


Fig. 4: Thermal Parameters: a) $A_{\mathrm{HPSD}}$, b) $R_{\mathrm{th}, \mathrm{JH}}$.




Fig. 6: Switching HPSD-P: $K_{\text {Eon }}, K_{\text {Eoff }}, K_{\text {Err }}$.

## Semiconductor Losses

The components of power losses, $P_{\mathrm{AS}}$ and/or $P_{\mathrm{D}}$, needed for evaluation of equation 2 are:conduction losses $\left(P_{\text {Cond }}\right)$, switching losses ( $P_{\mathrm{SW}}$ ) (turn on and turn off) and blocking losses ( $P_{\text {Block }}$ ). Generally, $P_{\text {Block }}$ may be neglected in HPSDs at nominal operation [6].

The voltage-current characteristic of the HPSD (AS and D) is used to calculate $P_{\text {Cond }}$, and when it is approximated by a linear relation [11], $P_{\text {Cond }}$ is estimated by

$$
\begin{equation*}
P_{\mathrm{Cond}}=K_{\mathrm{Cond} 0} \cdot I_{\mathrm{SD}, \mathrm{avg}}+K_{\mathrm{Cond} 1} \cdot I_{\mathrm{SD}, \mathrm{rms}}^{2} \tag{7}
\end{equation*}
$$

where $I_{\mathrm{SD}, \text { avg }}$ and $I_{\mathrm{SD}, \text { rms }}$ are the average and R.M.S. current that the semiconductor is conducting in a period. The HPSD-Ps, $K_{\text {Cond0 }}$ (know as threshold voltage) and $K_{\text {Cond1 }}$ (known as on-state resistance), can be calculated using the data-sheet of each HPSD. These conduction parameters depends on junction temperature $\left(T_{\mathrm{j}}\right)$ and gate driver voltage $\left(V_{\mathrm{GH}}\right)$. Here, it is reported values for recommended $V_{\mathrm{GH}}$ of each HPSD at $T_{\mathrm{j}, \mathrm{mx}}$.

Table III: Meta-Parameters for Power Loss evaluation.

|  | Metaparameter | IGBT |  | IEGT |  | IGCT | DIODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AS | D | AS | D |  |  |
| $\begin{gathered} K_{\text {Cond0 }} \\ {[m V]} \end{gathered}$ | $K_{\text {Cond00 }}$ | 45.9 | 5.214 | 2.25 e 3 | 5.788 | 7.877 | 0.263 |
|  | $K_{\text {Cond01 }}$ | -3e-4 | -0.0231 | -0.095 | 0.034 | -0.050 | -0.0512 |
|  | $K_{\text {Cond02 }}$ | 0.424 | 0.7191 | 0.045 | 0.6499 | 0.667 | 1.122 |
| $\begin{gathered} K_{\text {Cond1 }} \\ {[m \Omega]} \end{gathered}$ | $K_{\text {Cond10 }}$ | 161.31 | 214.96 | 279.25 | 5.204e3 | 0.0537 | 0.367 |
|  | $K_{\text {Cond11 }}$ | -0.965 | -1.106 | -1.070 | -1.131 | -0.836 | -0.962 |
|  | $K_{\text {Cond12 }}$ | 0.340 | 0.362 | 0.389 | 0.067 | 1.057 | 1.027 |
| $\begin{gathered} K_{\text {Eon }} \\ {[\mu J / V A]} \end{gathered}$ | $K_{\text {Eon0 }}$ | $1.92 \mathrm{e}-7$ | - | 3.97e-10 | - | $3.176 \mathrm{e}-5$ | - |
|  | $K_{\text {Eon1 }}$ | 0.2975 | - | $1.4 \mathrm{e}-3$ | - | 0.108 | - |
|  | $K_{\text {Eon2 }}$ | 1.608 | - | 2.663 | - | 0.899 | - |
| $\begin{gathered} K_{\text {Eoff }} \\ {[\mu J / V A]} \end{gathered}$ | $K_{\text {Eoff0 }}$ | 3.14e-5 | 3.3e-3 | 3.07e-8 | 0.0373 | 2.676e-4 | 0.012 |
|  | $K_{\text {Eoff1 }}$ | 0.1596 | 0.0285 | 0.0873 | 0.1974 | 0.3292 | 0.0698 |
|  | $K_{\text {Eoff2 }}$ | 1.143 | 0.6357 | 2.0467 | 0.1514 | 0.7387 | 0.4695 |

Fig. 5 shows the calculated conduction HPSD-Ps for all the considered HPSDs (marks) and the approximated models by meta-parameters of Table III. In the case of IGBT and IEGT technologies, it has been considered that these parameters depends on chip technology and are not influenced by the HPSD package, then conduction HPSD-Ps for module type and press-pack type HPSDs are considered to be correlated and therefore all HPSDs are used to calculated meta-parameters for each chip technology.
On the other hand, the average $P_{\text {SW }}$ over a complete fundamental period $(T)$ may be calculated by summing all the commutation energy losses ( $E_{\mathrm{SW}}: E_{\mathrm{ON}}$ and $E_{\mathrm{OFF}}$ ) of the HPSD during a respective interval of time. In order to model $E_{\mathrm{SW}}$ and according to the data commonly reported in the data-sheet of the HPSDs, a slightly simpler loss model that involves only linear functions can be used with a quite high engineering accuracy[1]

$$
\begin{align*}
& P_{\mathrm{SW}}=\frac{1}{T} \sum\left(E_{\mathrm{ON}(\mathrm{j})}+E_{\mathrm{OFF}(\mathrm{j})}\right)  \tag{8}\\
& E_{\mathrm{SW}}=K_{\mathrm{E}} \cdot i_{\mathrm{sw}} \cdot v_{\mathrm{bk}} ; \ldots .\left(K_{\mathrm{E}}=\frac{E_{\mathrm{test}}}{I_{\text {test }} \cdot V_{\text {test }}}\right) \tag{9}
\end{align*}
$$

where $i_{\mathrm{sw}}$ is the current through the device after turn-on or before turn-off action ( $i_{\mathrm{sw}}: i_{\mathrm{ON}}$ or $\left.i_{\mathrm{OFF}}\right)$, $v_{\mathrm{bk}}$ is the voltage that the HPSD is blocking and the values of $E_{\text {test }}, I_{\text {test }}$ and $V_{\text {test }}$ can be found in the data-sheet of the HPSD foer each type of commutation, turn on ( $K_{\text {Eon }}$ ), turn off ( $K_{\text {Eoff }}$ ) or reverse recovery ( $K_{\text {Err }}$ ) in diodes. For applications with a switching frequency $\left(f_{\mathrm{sw}}\right)$ much higher than the fundamental frequency ( $f=1 / T$ ), the following simplification can be done

$$
\begin{equation*}
P_{\mathrm{SW}}=\left(K_{\mathrm{Eon}}+K_{\mathrm{Eoff}}\right) \cdot f_{\mathrm{sw}} \cdot I_{\mathrm{sw}, \mathrm{avg}} \cdot V_{\mathrm{bk}, \mathrm{avg}} \tag{10}
\end{equation*}
$$

where $V_{\mathrm{bk}, \text { avg }}$ is the average voltage than the HPSD should block and $I_{\mathrm{sw}, \text { avg }}$ is the average current through the device before turn off and after turn on action. The parameters $K_{\text {Eon }}$ and $K_{\text {Eoff }}$ depends mainly on gate driver circuit configuration (gate resistance) and $T_{\mathrm{j}}$. Here, recommended gate circuit configuration according with reported test values in data-sheets at $T_{\mathrm{j}, \mathrm{mx}}$ are considered, and Fig 6 summarises the calculated switching HPSD-Ps for all the considered HPSDs and the approximated models by metaparameters of Table III. The same consideration as for conduction HPSD-Ps regarding chip technology of IGBTs and IEGTs, has been considered for switching HPSD-Ps. All IGBTs (IGBT-M and IGBT-PP) are plotted in blue color, and all IEGTs (IEGT-M and IEGT-PP) are plotted in green color.

## Additional considerations regarding IGCT technology

IGCTs are characterised by a hard drive concept, which requires the mechanical integration of gate driver and semiconductor into one single unit[8]. However, this integration also introduce an extra consideration compare with IGBT or IEGT technologies, since the total power consumption of the IGCT gate unit is

Table IV: Meta-Parameters for IGCT gate unit evaluation.

| Meta <br> parameter |  |  |
| :---: | :---: | :---: |
| $K_{\text {PG0 }}$ | $K_{\text {PG00 }}$ | 14.414 |
| $[W]$ | $K_{\text {PG01 }}$ | -0.0243 |
|  | $K_{\text {PG02 }}$ | -0.0316 |
| $K_{\text {PG1 }}$ | $K_{\text {PG10 }}$ | $4.885 \mathrm{e}-3$ |
| $[m J]$ | $K_{\text {PG11 }}$ | 0.6513 |
|  | $K_{\text {PG12 }}$ | 0.4539 |
| $K_{\text {PG2 }}$ | $K_{\text {PG20 }}$ | $6.33 \mathrm{e}-6$ |
| $[\mu J / A]$ | $K_{\text {PG21 }}$ | 0.8692 |
|  | $K_{\text {PG22 }}$ | 1.0709 |
| $K_{\mathrm{IF0}}$ | $K_{\mathrm{IF00}}$ | -74.01 |
| $[A]$ | $K_{\mathrm{IF01}}$ | -0.5021 |
|  | $K_{\mathrm{IF02}}$ | 0.6205 |
| $K_{\mathrm{IF1}}$ | $K_{\mathrm{IF10}}$ | 3.79 e 4 |
| $[\mathrm{kA} / \sqrt{ } \mathrm{s}]$ | $K_{\mathrm{IF11}}$ | -0.4328 |
|  | $K_{\mathrm{IF12}}$ | -0.3355 |



Fig. 7: IGCT Gate HPSD-Ps: a) $I_{\text {sw.avg }}$ vs $f_{\text {sw }}$ for a 4.5 kVx 4 kA IGCT, b)Gate Losses HPSD-Ps, c)Gate unit lifetime HPSD-Ps
strongly load dependent. The average turn-off current $I_{\mathrm{sw}, \mathrm{avg}}, f_{\mathrm{sw}}, T_{\mathrm{j}}$ and HPSD technology (gate charge) are the parameters with major influence on gate power consumption $\left(P_{\mathrm{Gin}}\right)$. For a given IGCT, it is proposed to model $P_{\mathrm{Gin}}$ at $T_{\mathrm{j}, \mathrm{mx}}$ by

$$
\begin{equation*}
P_{\mathrm{Gin}}=K_{\mathrm{PG} 0}+K_{\mathrm{PG} 1} \cdot f_{\mathrm{sw}}++K_{\mathrm{PG} 2} \cdot f_{\mathrm{sw}} \cdot I_{\mathrm{sw}, \mathrm{avg}} \tag{11}
\end{equation*}
$$

where $K_{\text {PGi }}$ are curve fitting parameters from $P_{\text {Gin }}$ vs. $I_{\text {sw,avg }}$ curves at different $f_{\text {sw }}$ reported in the IGCT data-sheets. Since the operational gate unit supply power is limited ( $P_{\text {Gin }}<P_{\text {Gin,max }}$ ), then the operating range ( $I_{\text {sw,avg }}, f_{\text {sw }}$ ) is also limited. A fixed $P_{\text {Gin, max }}$ of 130 W is considered for the IGCT technology.

Additionally, since electrolytic capacitors are incorporated in the IGCT gate unit, then power losses in these capacitors and the $T_{\mathrm{a}}$ become important parameters which affect ageing of the gate unit[8]. Normally, IGCT manufacturer includes $I_{\text {sw, avg }}$ vs. $f_{\text {sw }}$ curves for electrolytic capacitors lifetime of 20 years at different $T_{\mathrm{a}}$. It is proposed to model this limitation by

$$
\begin{equation*}
I_{\mathrm{sw}, \mathrm{avg} . \mathrm{LT}}=\frac{K_{\mathrm{IFTa} 1}}{\sqrt{f_{\mathrm{sw}}}}+K_{\mathrm{IFTa} 0} \tag{12}
\end{equation*}
$$

where $I_{\mathrm{sw}, \text { avg.LT }}$ is the maximum $I_{\mathrm{sw}, \text { avg }}$ allowed as function of $f_{\mathrm{sw}}$ for a 20 years lifetime of gate capacitors, and $K_{\mathrm{IFTa} 1}, K_{\mathrm{IFTa} 0}$ are curve fitting parameter of the data-sheet plots at a given $T_{\mathrm{a}}$. In order to simplify the evaluation, a fixed $T_{\mathrm{a}}$ of $40^{\circ} \mathrm{C}$ is considered in this paper. Fig. 7(a) shows an example of IGCT gate limitations for a 4.5 kVx 4 kA IGCT , where both limitations, gate power consumption and lifetime operation, are plotted. Fig 7(b) and Fig. 7(c) show the IGCT gate unit parameters of the considered IGCTs for evaluation of $P_{\text {Gin }}$ and $I_{\mathrm{sw}, \text { avg.LT }}$, respectively. Calculated meta-parameters are reported in Table IV

## Comparative Analysis of HPSD technologies

The proposed meta-parameterisation approach allows to analyses HPSD technologies to find out the trends of the HPSD-P beyond the available HPSDs in the market. However, comparing HPSDs through parameter-by-parameter comparison is impractical and not useful at all. Instead, some figure of merit can be defined to compare HPSDs technologies in a general way. The comparison is performed for different


Fig. 8: Comparison of DC current Capability. (a) $I_{\mathrm{DC}, \mathrm{mx}}$. (b) $P_{\mathrm{Loss}, \mathrm{mx}}$, c) $\rho_{\mathrm{PHSD}}$
virtual HPSD, which are evaluated by the calculated metaparameters. A maximum switching power capability (defined as $S_{\mathrm{VA}}=0.5 \cdot I_{\mathrm{sw} . \mathrm{mx}} \cdot V_{\text {Block }}$ ) of 20 MVA is considered for all HPSD technologies in order to do not evaluate any virtual HPSD to far from the initial set of HPSD.

## DC Current capability

Current capability of a HPSD is defined like the maximum current that the HPSD can carry out without excess its $T_{\mathrm{j}, \mathrm{mx}}$ for some given conditions[8]. This value differs from its $I_{\mathrm{sw} . \mathrm{mx}}$, and it is mainly limited by the thermal properties of the HPSD. For a given HPSD, the maximum average power $\left(P_{\text {loss,mx }}\right)$ that the HPSD can handle without overpass $T_{\mathrm{j}, \mathrm{mx}}$, can be estimated by

$$
\begin{equation*}
P_{\mathrm{Loss}, \mathrm{mx}}=\frac{T_{\mathrm{j}, \mathrm{mx}}-T_{\mathrm{C}}}{R_{\mathrm{th}, \mathrm{JC}}}=\frac{T_{\mathrm{j}, \mathrm{mx}}-T_{\mathrm{a}}}{R_{\mathrm{th}, \mathrm{HA}}+R_{\mathrm{th}, \mathrm{JH}}} \tag{13}
\end{equation*}
$$

The DC current capability ( $I_{\mathrm{DC}, \max }$ ) of a HPSD can be estimated by considering operation at very low frequency (negligible switching losses), so only $P_{\text {Cond }}$ should be dissipated by HPSD, therefore:

$$
\begin{equation*}
I_{D C, m x}=\frac{-K_{\text {Cond } 0}+\sqrt{K_{\text {Cond } 0}^{2}+4 P_{\text {Loss }, \mathrm{mx}} K_{\text {Cond } 1}}}{2 \cdot K_{\text {Cond } 1}} \tag{14}
\end{equation*}
$$

Fig 8(a) shows the normalised $I_{\mathrm{DC}, \mathrm{mx}}$ for different virtual HPSDs from each HPSD technology, when $R_{\mathrm{th}, \mathrm{HA} . \text { min }}$ (from Fig 3) is considered and a $T_{\mathrm{a}}=40^{\circ} \mathrm{C}$. Fig 8(b) shows the $P_{\mathrm{Loss}, \mathrm{mx}}$ of each virtual HPSD for the considered conditions. It can be noted from Fig. 8(a) that IGBT-PP technology has higher $I_{\mathrm{DC}, \mathrm{mx}}$ for all the range of considered virtual HPSDs, which is correlated with results from Fig 8(b), where thermal properties of IGBT-PP allows to dissipate higher losses and therefore conduct higher DC currents. It can also be noted that the ratio $I_{\mathrm{DC}, \mathrm{mx}} / I_{\mathrm{sw} . \mathrm{mx}}$ decreases as $I_{\mathrm{sw} . \mathrm{mx}}$ increases for all technologies, and slightly increases as $V_{\text {Block }}$ increases, except for IGCTs. IEGT technology shows comparable $I_{\mathrm{DC}, \mathrm{mx}}$ for high voltage HPSDs. IGCT shows the lowest $I_{\mathrm{DC}, \mathrm{mx}}$ for high voltage and/or high current HPSDs. This can be explained by the trend of IGCTs to be compact HPSDs and therefore thermal manage is limited. Additionally, the calculated switch power density ( $\rho_{\mathrm{HPSD}}=S_{\mathrm{VA}} / V o l_{\mathrm{PSM}}$ ) is plotted in Fig. 8(c). As it can be expected, IGCTs have the higher $\rho_{\text {HPSD }}$, since they have limited $P_{\text {Loss,mx }}$. However, IEGT-PP technology shows high $\rho_{\text {HPSD }}$ with high $P_{\text {Loss, mx }}$, which means that IEGT-PP technology has a good trade-off between thermal and conduction parameters.

## Current capability vs frequency

On the other hand, considering that the HPSD is conducting a half-sinusoidal current under switching operation such that conduction and switching losses are in balance ( $P_{\text {Cond }}=P_{\mathrm{SW}}$ ), two figures of merit can be defined, the balance peak current capability ( $I_{\text {peakB }}$ ) and the balance switching frequency ( $f_{\text {swB }}$ ),


Fig. 9: Comparison of trade-off between peak current capability and switching frequency. (a)Normalized $I_{\text {peakB }}$. (b) $f_{\text {swB }}$, c) $I_{\text {peakB }} \cdot f_{\text {swB }}$


Fig. 10: Peak current capability as function of $f_{\text {sw }}$ for 3.3 kV class HPSDs. (a)Normalized $I_{\text {peak }}$. (b)Normalized $I_{\text {peakD }}$, c) Comparison of current capability for $5 \mathrm{kA} \times 3.3 \mathrm{kV}$ HPSDs
which can be calculated as follows:

$$
\begin{equation*}
I_{\mathrm{peakB}}=\frac{-K_{\mathrm{Cond} 0}+\sqrt{K_{\mathrm{Cond} 0}^{2}+0.5 \pi P_{\mathrm{Loss}, \mathrm{mx}} K_{\mathrm{Cond} 1}}}{0.5 \pi K_{\mathrm{Cond} 1}} ; \quad f_{\mathrm{swB}}=\frac{\pi K_{\mathrm{Cond} 1} I_{\mathrm{peakB}}+4 K_{\mathrm{Cond} 0}}{4\left(K_{\mathrm{Eon}}+K_{\mathrm{Eoff}}\right) V_{\mathrm{bk}, \mathrm{avg}}} \tag{15}
\end{equation*}
$$

Fig. 9 shows the evaluation of these indicator for the considered range of HPSDs. In all cases, the average $V_{\text {Block }}$ is considered as $65 \%$ of the $V_{\text {Block. }}$. It can be noted from Fig. $9(\mathrm{a})$, that as in the case of $I_{\mathrm{DC}, \mathrm{mx}}$, IGBT-P allows higher values of $I_{\text {peakB }}$, with a considerable difference in all the analysed range of HPSDs, except for high $V_{\text {Block }}$ HPSDs. This result is linked to the good thermal properties of IGBT-P HPSDs. However, by analysing the results from Fig. 9(b), it can be noted that $f_{s w B}$ has a strong dependence on $V_{\text {Block }}$, so high voltage HPSDs are more limited in frequency operation that high current HPSDs. Also, it can be noted that IGCTs shows better properties for high frequency-voltage operation. Additionally, it should be noted that the point of balance between switching and conduction losses is at frequencies lower than 800 Hz , even for low voltage low current HPSDs. The product $I_{\text {peakB }} \cdot f_{\text {swB }}$ can be used as figure of merit in order to compare HPSDs targeting for high $f_{\text {sw }}$ applications. Fig. 9(c) shows the balance trade-off between current capability and switching frequency operation. It can be observed that IGBT-P shows a better trade-off for HPSDs with higher ratings, and IGCTs shows good performance for medium voltage medium frequency operation.

Finally, current capability dependence with $f_{\text {sw }}$ is evaluated for different HPSDs with fixed $V_{\text {Block }}$, equal
to 3.3 kV . Fig. 10(a) and Fig. 10(b) show the maximum peak current $I_{\text {peak }}$ for the AS and FWD of the 3.3 kV HPSDs with different $I_{\text {sw.mx }}$. It can be noted that IGBT-PP allows used $I_{\text {sw.mx }}$ at higher frequencies in both AS and FWD. Also, the considered FWD for IGCT technology shows the lowest current capability for 3.3 kV HPSDs. Detailed comparison for a single HPSD from each technology with the same nominal ratings of $5 \mathrm{kA} \times 3.3 \mathrm{kV}$ is presented in Fig. 10(c), for AS (top) and FWD (bottom). Only the considered HPSD from IGBT-P technology is able to operated at $I_{\text {sw.mx }}$ up to around 700 Hz and 1 kHz for AS and FWD, respectively. IGBT technology shows the better performance at the considered current and voltage ratings.

## Conclusion

This paper reports the main parameters of the HPSD commonly used in HPC. Meta-parameterised models of HPSD-Ps has been introduced, so the reader can use this information in order to evaluate HPSDs if he attempts to evaluate the $\eta$ and $\rho$ of a HPC based on HPSD-technology and not only with a single HPSD. Five HPSD technologies have been considered: module type IGBTs, press-pack IGBTs, IGCTs, press-pack IEGTs and module type IEGTs.

It was found that press-pack IGBTs has high current capability for all the range of considered HPSDs ratings, mainly because its good thermal properties, like big package area and very low interface thermal resistance, which allows to dissipate higher losses compare with the other technologies. However, it was found by checking the $f_{\mathrm{swB}}$ that IGCTs presents the best trade-off between conduction and switching paramaters, and this technology shows good properties for high voltage medium frequency (between 200 Hz and 500 Hz ) applications.

## References

[1] K. Lee, Y. Suh, and Y. Kang "Loss Analysis and Comparison of High Power Semiconductor Devices in 5MW PMSG MV Wind Turbine Systems"Journal of Power Electronics (JPE), vol. 15, no. 5, pp. 13801391 (2015)
[2] K. Lee, K. Jung, Y. Suh, C. Kim, H. Yoo, and S. Park "Comparison of high power semiconductor devices losses in 5MW PMSG MV wind turbines" 2014 Twenty-Ninth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), (2014)
[3] B. Backlund, M. Rahimo, S. Klaka, and J. Siefken "Topologies, voltage ratings and state of the art high power semiconductor devices for medium voltage wind energy conversion" 2009 IEEE Power Electronics and Machines in Wind Applications (PEMWA), pp. 1-6, (2009)
[4] R. Barrera-Cardenas, "Meta-parametrised meta-modelling approach for optimal design of power electronics conversion systems: Application to offshore wind energy," Doctoral Thesis, Norwegian University of Science and Technology (NTNU), http://hdl.handle.net/11250/284870 (2015)
[5] U. Drofenik and J. W. Kolar "Sub-Optimum Design of a Forced Air Cooled Heat Sink for Simple Manufacturing" Power Conversion Conference (PCC) - Nagoya, pp. 1189-1194, (2007)
[6] Dewei Xu, Haiwei Lu, Lipei Huang, S. Azuma, M. Kimata, and R. Uchida "Power loss and junction temperature analysis of power semiconductor devices" IEEE Transactions on Industry Applications, vol. 38, no. 5, pp. 1426-1431, (2002)
[7] Bo Wen, D. Boroyevich, and P. Mattavelli "Investigation of tradeoffs between efficiency, power density and switching frequency in three-phase two-level PWM boost rectifier 2011-14th European Conference on Power Electronics and Applications (EPE 2011) pp. 110, (2011)
[8] ABB group "Applying IGCTs: Application Note 5SYA 2032-03" (2014)
[9] ABB group "Product Catalog 2015: High-Power semiconductors" (2015)
[10] TOSHIBA Corporation "Product Catalog: High-Power Electric Solutions" (2014)
[11] U. Drofenik and J. W. Kolar "A General Scheme for Calculating Switching- and Conduction-Losses of Power Semiconductors in Numerical Circuit Simulations of Power Electronic Systems Proceedings of the 2005 International Power Electronics Conference, Niigata, Japan, pp.4-8, (2005)

