

Integration of hardware accelerators on the SHMAC platform

Marton Leren Teilgård

Electronics System Design and Innovation

Submission date: June 2014

Supervisor: Per Gunnar Kjeldsberg, IET

Norwegian University of Science and Technology Department of Electronics and Telecommunications

Assignment text

Candidate name: Marton Leren Teilgrd

Assignment title: Integration of hardware accelerators on the SHMAC platform

Supervisor: Per Gunnar Kjeldsberg

Assignment text:

The Single-ISA Heterogeneous MAny-core Computer (SHMAC) is an ongoing research project within the Energy Efficient Computing Systems (EECS) strategic research area at NTNU. SHMAC is planned to run in an FPGA and be an evaluation platform for research on heterogeneous multi-core systems. Due to battery limitations and the so called Dark silicon effect, future computing systems in all performance ranges are expected to be power limited. The goal of the SHMAC project is to propose software and hardware solutions for future power-limited heterogeneous systems.

In an autumn project, a first methodology for accelerator selection and design for the SHMAC platform has been developed. There are multiple ways for such accelerators to be integrated on the SHMAC platform.

The main parts of this assignment are as follows:

- Study different approaches found in the literature for integration of hardware accelerators on heterogeneous multiprocessor platforms.
- Discuss different possibilities for accelerator integration on the SHMAC platform.
- Develop one or more technique for integration of the accelerators on the SHMAC platform and evaluate the effectiveness through implementation.
- Evaluate performance, energy, and area overhead for alternative accelerator integration techniques.

Abstract

The historical trend of rampant processor performance gain has slowed down in recent years due to the Dark Silicon Effect, which arises when Moore's law meets the breakdown in Dennard scaling for sub-130nm architectures. This effect has caused the industry to move into heterogeneous multicore architectures in an attempt to utilize this "dark silicon". Heterogeneous systems offer the ability to increase performance in applications by implementing accelerators specifically designed to the application. The SHMAC project aims to create a platform for research into heterogeneous systems, where an FPGA platform can provide quick implementation of systems for evaluation.

This thesis proposes a system where an accelerator quickly can be implemented into the SHMAC platform through a set of three different Interface Modules(IFM), and be controlled by the Amber Core through instructions in the ARM ISA. Furthermore the thesis proposes a script based system that generates an accelerated Amber Tile ready for integration into the SHMAC platform. Accelerators that are to be implemented with the IFMs need to meet specific criteria for interface. In order to define these, this thesis proposes a General Accelerator Interface designed to accommodate a wide range of diverse accelerators.

Sammendrag

Historisk sett har utviklingen innen prosessorytelse steget raskt og jevnt. I den senere tid har derimot "The Dark Silicon Effect" (Den mrke silisium-effekten) bremset utviklingen. Denne effekten oppstr nr Moore's lov og sammenbruddet i Dennard skalering mtes i produksjonsmetoder under 130nm. Prosessorindustrien prver motvirke denne utviklingen ved utvikle heterogene flerkjerneprosessorer. Heterogene systemer tilbyr muligheten til forbedre ytelsen i gitte oppgaver ved lage oppgavespesifikke akselleratorer som er i stand til utfre ofte gjentatte utregninger i oppgaven. SHMAC-prosjektet jobber med ml om utvikle en forskningsplattform for heterogene systemer der bruk av en FPGA kan gi rask implementering av foresltte systemer.

Denne oppgaven foreslr et system der en gitt aksellerator raskt kan implementeres i SHMAC-plattformen gjennom et sett av tre forskjellige grensesnittsmoduler(IFM) som kan kontrolleres av Amber-kjernen ved hjelp av instruksjoner i ARM ISAet. Videre foresls det ett skriptbasert system som genererer en Amber-flis som er klar for integrering med SHMAC-plattformen. Akselleratorer som skal implementeres med en IFM m mte spesifikke kriterier nr det kommer til grensesnitt. Denne oppgaven definerer et Generelt Akselleratorgrensesnitt laget for konkretisere disse kriteriene, samtidig som det er beregnet for vre brukbart for et bredt spekter av akselleratorer.

Preface

This thesis is submitted to the Norwegian University of Science and Technology in partial fulfilment of the requirements for a master's degree.

This work has been performed at the Department of Electronics and Telecommunications, NTNU, Trondheim, with Per Gunnar Kjeldsberg as supervisor.

Acknowledgements

I want thank first and foremost my supervisor Per Gunnar Kjeldsberg for his extensive support and guidance. Without his help I would still be lost in the jungle of literature and articles. I would also like to thank Yaman Umuroglu and Nikita Nikitin at the Department of Computer and Information Science for their tips, guidance and inspiration. I also need to thank Hkon Wikene for guiding me through the magic of the Makefile, Magnu Moreau for his help with the report and the boys at B121 for their companionship. Last but not least I would like to thank my girlfriend Ida Bakke for her moral support during the last couple of months.

Table of Contents

ΑJ	bstrac	t	111
Sa	mme	ndrag	v
Pr	eface		vii
Ta	ble of	Contents	xi
Li	st of T	Tables	xiii
Li	st of l	Figures	xvi
Li	st of A	Abbreviations	xvii
1	Intr	oduction	1
	1.1	Motivation	1
	1.2	the SHMAC project	3
	1.3	Contributions	3
	1.4	Thesis Organisation	3
2	The	ory	5
	2.1	ARM Amber core	6
		2.1.1 pipeline architecture	6
		2.1.2 Instruction set	6
		2.1.3 coprocessor support	6
	2.2	Wishbone bus	9
		2.2.1 Wishbone Signals	9
		2.2.2 Wishbone Cycle	10
	2.3	Hardware Accelerators	11
	2.4	CPU to accelerator interface	13

3	SHN	MAC parent system	17
	3.1	SHMAC system overview	18
	3.2	Amber Tile	19
	3.3	Development and test tools	21
4	Defi	nition of a General Accelerator Interface	23
	4.1	Interviews with SHMAC accelerator designers	23
	4.2	General accelerator traits	24
	4.3	General interface design	24
	4.4	Accelerator ports	26
5	Desi	ign of the Interface Modules	29
	5.1	Different options for IFM integration level	29
	5.2	Start signal handling	31
	5.3		32
	5.4		33
			34
	5.5	Slave Interface Module	37
			38
	5.6		40
		5.6.1 Implementation	41
6	IFM	I and tile scripted generation	47
	6.1		47
	6.2	Use of source and template files	49
	6.3	•	51
			51
			53
7	Veri	ification and Overhead	55
	7.1	Verification method and tools	55
			55
			55
		· · · · · · · · · · · · · · · · · · ·	58
		· · · · · · · · · · · · · · · · · · ·	59
			59
	7.2		59
	7.3	•	59
	7.4		61
	7.5		61
			61
		1	68
			68
	7.6	1	68

8	Usin	g the II	FM system	73
	8.1	Tile G	enerator Usage	74
	8.2		ımmers manual	74
		8.2.1	Programming the Coprocessor IFM	74
		8.2.2	Programming the Slave IFM	7
		8.2.3	Programming the For loop IFM	78
	8.3	Comm	nunication between accelerator and IFM	80
		8.3.1	Communication cycles with the Coprocessor and Slave IFMs	80
		8.3.2	Communication cycles with the For loop IFM	83
9	Disc	ussion a	and Future work	8'
	9.1	Discus	ssion	8'
		9.1.1	General Accelerator Interface	8′
		9.1.2	IFM Design	8′
		9.1.3	IFM verification	88
		9.1.4	IFM Overhead	88
		9.1.5	TileGenerator	90
	9.2	Future	Work	90
		9.2.1	Improving the IFMs	90
		9.2.2	Expanding the TileGenerator script	9
		9.2.3	System integration of generated tiles	9
10	Con	clusion		9.
Bil	bliogi	aphy		9.
	.1		dix A: verification files	9'
	.2		dix B: Tile Generator and Template Files	12
	.3		dixC: Area calculations	15

List of Tables

3.1	SHMAC system memory map	19
3.2	Amber Tile memory map	20
7.1	Constants for area prediction for the Coprocessor IFM	70
7.2	Constants for area prediction for the Slave IFM	70
7.3	Constants for area prediction for the For loop IFM	71
8.1	Summary of the IFM general attributes	73
8.2	Options and their input values for the Tile Generator	74
8.3	Adress list for Coprocessor IFM	75
8.4	Arguments used for the mrc/mcr instructions	76
8.5	Address mapping for Slave IFM, bit indication given from absolute address	77
8.6	Address mapping for For loop IFM	78
1	Area calculations for Coprocessor IFM	158
2	Area calculations for Slave IFM	158
3	Area calculations for For loop IFM	159

List of Figures

1.1	Historical Processor Performance [2, p. 3]	1
1.2	Dennardian vs. Post Dennardian scaling [3]	2
2.1	ARM7 core diagram. [13, p. 7]	7
2.2	Amber 25 pipeline.[14, p. 5]	8
2.3	Connection between two modules with both Master and Slave Wishbone	
	interfaces. [17, p. 1]	9
2.4	Standard transfer protocol, synchronous Slave [16, p. 33]	10
2.5	Standard transfer protocol, asynchronous Slave [16, p. 34]	10
2.6	Block transfer protocol, synchronous Slave [16, p. 47]	11
2.7	Accelerator description and interface. W. Wolf[7, p. 356]	12
2.8	Accelerator interface with memory access. W. Wolf[7, p. 358]	13
2.9	CPU tile with CCore interface. G. Venkatesh et al.[8, p. 3]	14
3.1	High level architecture SHMAC [12, p. 5]	18
3.2	Overview of the Amber Tile	20
4.1	Accelerator module with N inputs ports and M output ports	26
5.1	Amber System with the Coprocessor IFM	33
5.2	The coprocessor module replacing the standard module in the Amber Core	34
5.3	Schematic of the coprocessor IFM interfacing a 2 input 2 output accelera-	
	tor. Note that signals and components not relevant to the IFM is omitted	35
5.4	Amber System with the Slave IFM	37
5.5	Schematic of the slave IFM interfacing a 2 input 2 output accelerator. Note	
	that clock and reset signals are omitted	39
5.6	Amber System with the Master IFM	40
5.7	Schematic of the For Loop IFM interfacing a two input two output accel-	
	erator. Note that clock and reset signals are omitted	41
5.8	State chart for the For loop IFM's FSM control unit	43
5.9	Schematic of the Wishbone Master Buffer	44

5.10	Top level Wishbone Master Arbiter	45
6.1 6.2	Overview of the Tile Generator script	48 50
6.3	Detailed illustration of scripted file generation	52
7.1	Waveform showing four consecutive Wishbone writes made by the Amber Core	56
7.2	Waveform showing one Wishbone read made by the Amber Core	57
7.3	Amber dummy state chart	58
7.4	Waveform showing the <i>write options</i> action through the Slave IFM	60
7.5	Waveform showing an interrupt sequence and a four word read through	
	the Slave IFM	62
7.6	Waveform showing a one word read through the Slave IFM	63
7.7	Waveform showing the For loop IFM writing system memory	64
7.8	Waveform showing input data transferred by the WMB to a six input accelerator	65
7.9	Waveform showing input data written to the accelerator through the Co-	03
,,,	processor IFM	66
7.10	Waveform showing poll delay in the Coprocessor IFM	67
7.11	Waveform showing minimum delay in the For loop IFM	69
8.1	A IO cycle between an accelerator and the Slave IFM during one complete calculation	81
8.2	Several options writes unrelated to the responding ready signal from the	
0.2	accelerator	82
8.3	Several ready signals from the accelerator triggers writing of the IFM buffers	83
8.4	A waveform showing the differences between the response to a ready signal from the Convenees and the Slave IFMs	01
8.5	nal from the Coprocessor and the Slave IFMs	84 86
0.3	Accelerator interactions with the For loop IFM	90

List of Abbreviations

ATF Amber Test Framework

CCore Conservation Core

EECS Energy Efficient Computing Systems

FIFO First In First Out

FPGA Field-Programmable Gate Array

FPU Floating Point Unit

FSM Finite State Machine

FU Functional Unit

IFM InterFace Module

SHMAC Single-ISA Heterogeneous MAny-core Computer

WMA Wihbone Master Arbiter

WMB Wishbone Master Buffer

ASIC Application Specific Integrated Circuit

RISC Reduced Instruction Set Computing

SoC System-on-Chip



Introduction

1.1 Motivation

In the 60 years that have passed since the first general purpose electronic computer was created, we have seen a massive increase in computing performance. The development has, until about 2002 followed Moore's law[1] with a performance growth of about 52% annually.




Figure 1.1: Historical Processor Performance [2, p. 3]

Figure 1.1 shows the historical development of processor performance from 1978 until

2005. As seen in the figure, the growth in processing power diminishes from 2002 and onwards. According to Hennessy and Patterson[2] the slowed growth rate is caused by the limitations of power, the available Instruction Level Parallelism and memory latency.

The limitations of power are an effect of the breakdown of Dennardian scaling[3]. The continued decrease in production size, in order to keep up with Moore's law, has historically been possible with a fixed power budget due to the effect known as Dennard, or Dennardian, scaling[4]. However, as production size has decreased past the 130 nm level, the power has moved in to the Post-Dennardian Scaling[3] shown in Figure 1.2.

Transistor	Dennardian	Post-
Property		Dennardian
Δ Quantity	S^2	S^2
Δ Frequency	S	S
Δ Capacitance	1/S	1/S
ΔV_{dd}^2	$1/S^2$	1
$\implies \Delta \text{ Power} = \Delta QFCV^2$	1	S^2
$\implies \Delta \text{ Utilization} = 1/\text{Power}$	1	$1/S^2$

Figure 1.2: Dennardian vs. Post Dennardian scaling [3]

This breakdown in power scaling causes what is called the Dark Silicon Effect[5]. This term means that not all transistors on a System on Chip(SoC) device can be powered at the same time due to the increased power demand and the difficulty to dissipate the heat related to the power increase. This has created a move in to heterogeneous multicore systems.

Ying Zhang et al.[6] proposes exploiting the dark silicon by utilizing heterogeneity in multicore processors. When there is a surplus of area that can not always be used, it is possible to create specialized hardware units that can perform specific calculations in order to accelerate certain applications. W.Wolf[7] describes an accelerator as a processing element connected to a general purpose processor, able to increase performance for specific applications. Recent work in the field of heterogeneous multicore systems move towards automated and highly generalized acceleration target detection and integration [8],[9],[10]. The SHMAC project at the Norwegian University of Science and Technology is part of this movement in to heterogeneous multicore systems.

1.2 the SHMAC project

The Single-ISA Heterogeneous MAny-core Computer(SHMAC) project is an ongoing project at the Energy Efficient Computing Systems(EECS) research area at the Norwegian University of Science and Technology. The project proposes an infrastructure for exploring heterogeneous systems at all abstraction levels in an attempt to answer, in regard to heterogeneous hardware, the research question:

• How should a heterogeneous processor architecture be designed in terms of core composition, accelerators, interconnect and memory system?

Rusten and Sortland[11] have created a prototype for the SHMAC project that implements a reconfigurable tile structure on an FPGA. The SHMAC project plan[12] describes how the development has continued further, implementing the Amber Tile that includes an ARM ISA[13] Amber Core[14], hosted by OpenCores[15]. This tile is the main processing tile for the project moving forward, and it is the tile that will control any accelerators implemented in the SHMAC platform. The most important aspects of the SHMAC platform, for this thesis, are explained in Chapter 3.

In order to effectively research the impact of accelerators in heterogeneous systems, it is vital to have a fast and easy way to implement and control accelerators of any type. This thesis proposes an answer to this problem with a set of memory mapped or on-core INterface Modules(IFM) and a Tile Generator that generates new SHMAC tiles with an IFM, modified from the Amber Tile.

1.3 Contributions

The thesis makes several contributions to the SHMAC project, listed below.

- a comprehensive definition of a General Accelerator Interface, which forms the basis for development of IFMs and future accelerators for the SHMAC project. (Chapter 4)
- several alternative options for integrating an accelerator on the SHMAC platform, through InterFace Modules(IFM).(Chapter 5)
- a Python script that generates a modified tile type for a given accelerator, named TileGenerator (Chapter 6)

1.4 Thesis Organisation

This thesis is organized in chapters. A brief description of each chapter is listed below.

Chapter 2: Theory explains concepts from literature relevant to this thesis as well as those components of the Amber Tile that are not developed in the SHMAC project.

- **Chapter 3: SHMAC Parent System** gives an introduction to the SHMAC architecture and details the Amber Tile, which is the basis for the work in this thesis.
- **Chapter 4: Definition of a General Accelerator Interface** describes the general accelerator interface developed in order to design the IFM modules
- **Chapter 5: Design of the Interface Modules** explains in detail how the IFMs are designed, as well as an evaluation of different levels of accelerator integration
- **Chapter 6: IFM and tile scripted generation** explains the design and functionality of the Tile Generator in detail
- **Chapter 7: Verification and Overhead** explains how the designs were verified and details the overhead associated with the IFMs
- **Chapter 8: Using the IFM system** contains a comprehensive user guide for the TileGenerator, the programming of the IFMs and the interface towards the accelerator. This Chapter is designed to help accelerator designers and programmers utilize the IFM system.
- **Chapter 9: Discussion and Future Work** contains a discussion of the proposed IFMs and scripted tile generator, as well as suggestions on what can be improved further in future work.
- **Chapter 10: Conclusion** draws conclusions based on the work described in this thesis.

Chapter 4	<u></u>	

Theory

This chapter explains concepts from literature relevant to the work with this thesis, as well as the components of the Amber Tile not developed in the SHMAC project.

2.1 ARM Amber core

The ARM Amber core is a 32 bit RISC processor hosted at OpenCores [15], a website dedicated to develop and distribute open source hardware. It is fully compatible with the ARM v2a instruction set[14], and is an implementation of the ARM7 family. The general ARM7 core is shown in Figure 2.1. There are two versions of the Amber core, Amber23 and Amber25. The SHMAC platform incorporates the Amber25 core. Amber25 has a 5 stage pipeline, an internal 32-bit Wishbone bus and separate instruction and data caches. The Amber architecture supports 2, 3, 4 and 8 way caches, in the SHMAC implementation both cashes are 3-way.

2.1.1 pipeline architecture

Figure 2.2 shows the five stages of the Amber 25 pipeline.

The pipeline consists of the three stages in the Amber 23 structure, **Fetch**, **Decode** and **Execute**, with the addition of two more stages, **Memory** and **Write Back**. The **Fetch** stage does a cache try with the instruction address. If there is a cache miss, the Amber core is stalled while the cache fetches the instruction from the system memory. The **Decode** stage interprets the instruction and sets datapath control signals. The stage contains a Finite State Machine (FSM) to handle multi cycle instructions and interrupts. In the **Execute** stage any ALU operations are executed on the operands in the register bank. The next address for the Fetch stage is generated in this stage. The **Memory** stage handles any memory operations, and the **Write back** stage handles the update of the register bank with new data. A more detailed description of the pipeline can be found in the Amber Core Specification[14].

2.1.2 Instruction set

The ARM v2a instruction set[13] is an older version of the ARM instruction set. All instructions are one-cycle instructions, apart from the coprocessor instructions, multiply and multiply accumulate. The coprocessor register transfer instructions take two cycles. The Amber core utilizes Booth's algorithm to calculate the multiply instructions in a 34 cycle operation.

2.1.3 coprocessor support

The ARM v2a instruction set[13] supports several instructions for communication and control with coprocessors. However, in the Amber 25 core only a subset of these are implemented. There are already fully implemented instructions for passing data between the Amber core registers and a coprocessor. In addition the instruction set includes instructions for data transfer between coprocessor and memory and for passing operation arguments from the amber core to a coprocessor.




Figure 2.1: ARM7 core diagram. [13, p. 7]




Figure 2.2: Amber 25 pipeline.[14, p. 5]

2.2 Wishbone bus

The Wishbone[16][17] bus is an open source System-on-Chip(SoC) Interconnect Architecture hosted by OpenCores[15]. The Wishbone bus is used both in the Amber core and in the tile architecture on the SHMAC platform. The Wishbone bus specification declares two bus interfaces, **Master** and **Slave**. The master interface is a core capable of initiating a bus cycle, the slave is a core capable of receiving a bus cycle. The connections between the different interfaces can be established in a large number of ways, examples include point-to-point transfers and arbitrated bus systems with several **Master** and **Slave** units. Figure 2.3 shows how two units, which both have **Master** and **Slave** interfaces can communicate.




Figure 2.3: Connection between two modules with both **Master** and **Slave** Wishbone interfaces. [17, p. 1]

2.2.1 Wishbone Signals

The Wishbone bus system defines several signals common to all interfaces. The list below describes the signals most relevant to this thesis and the SHMAC system. Unless otherwise stated, the **Master** interface has the *SIGNAL_O* port and the **Slave** interface has the *SIGNAL_I* port.

- **ADR_I/ADR_O** This is a bus signal that indicates the address of the data requested by the **Master**.
- **SEL_I/SEL_O** This is a bus signal indicating where on the data port there will be valid data. The size of this bus is determined by the granularity of the data port.
- **WE_I/WE_O** This signal indicates if the data transfer cycle is a write where data passing from **Master** to Slave, or a write where data is passed from **Slave** to **Master**
- CYC_I/CYC_O This signal indicates a valid bus cycle in progress. This signal can be held high during a block transfer of several data transfers.
- **STB_I/STB_O** This signal indicates a valid data transfer data cycle. In the case of the SHMAC platform, this signal is used in combination with the ADR_ signal to arbitrate between different modules with **Slave** interface.




Figure 2.4: Standard transfer protocol, synchronous Slave [16, p. 33]




Figure 2.5: Standard transfer protocol, asynchronous Slave [16, p. 34]

ACK_I/ACK_O The ACK signals are reversed in comparison to the other signals, with the ACK_O in the Slave interface and the ACK_I in the Master interface. It is used to acknowledge a valid data transfer.

DAT_I/DAT_O Both **Master** and **Slave** interfaces have both of these ports. They are bus signals transferring the data in or out of the module, respectively.

2.2.2 Wishbone Cycle

The Wishbone specification defines two types of standard transfer protocols, synchronous and asynchronous **Slave**. Figures 2.4 and 2.5 shows these in waveforms, from the perspective of the **Master** interface.

In both cases the data is read and STB_O is negated on the first rising clock edge that the ACK_I signal is high. These standard transfer cycles are known as SINGLE READ/WRITE Cycles in the Wishbone specification[16]. The Wishbone specification also defines another type of transfer cycle that is relevant to the SHMAC platform, the BLOCK READ/WRITE Cycles. Figure 2.6 shows a block transfer cycle. The Master can indicate such a block transfer by holding the CYC_O signal high after the STB_O signal is negated, and keeping it high through several consecutive transfer cycles.




Figure 2.6: Block transfer protocol, synchronous Slave [16, p. 47]

2.3 Hardware Accelerators

Hardware accelerators are used in multiprocessor systems for a large number of applications, ranging from scientific and business applications to private computers and hand held devices. W. Wolf [7, p. 356] describes an accelerator as a **processing element** that can give large performance increases for applications that use a lot of time in small sections of code. This can be code that is exceptionally slow to execute, applications that only focus on one small task or code that is repeated often in for example a nested loop. Where W. Wolf[7] mostly focuses on speedup and execution time, G. Venkatesh et al. [8] focus on energy conservation, even at the cost of slower execution. Accelerators are described in both [7] and [8] as CPU-near Application Specific Integrated Circuits (ASIC) that do some computational work on data provided by the CPU or through memory bus.

Accelerator examples from theory

In order to create a general interface it is necessary to describe some examples of accelerators and try to find commonalities and general traits between them. I will here describe some accelerators found in literature.

W. Wolf[7] gives a general description of an accelerator without any specifics, as shown in Figure 2.7.




Figure 2.7: Accelerator description and interface. W. Wolf[7, p. 356]

This is an accelerator interfaced through the CPU bus as an I/O device. It uses control registers to accommodate a control interface for the CPU. This can be used to check states, set options and give start signals. In addition there are data registers, used to hold and pass data needed by the accelerator. The *accelerator logic* module in Figure 2.7 is designed to effectively execute a given task, for example a small section of code that is often used.

In the paper "Quantifying Acceleration" [18] the authors B.Reagen et al. do not focus too much on the design of the accelerator, but they write that they focus on a type of accelerator that specializes in certain limited tasks, with it's own memory system and created for the large design space.

Although the authors of the paper "Conservation Cores: Reducing the Energy of Mature Computations" [8], G. Venkatesh et al. separates their Conservation Cores(CCore) from the term accelerators due to the focus on energy saving at the cost of performance and area, in essence they are the same thing. They implement their CCores as a set of ASICs closely connected to the CPU, with a shared cache. They are logical accelerators that implement a specialized hardware structure to calculate often used code.

In my semester project for the fall of 2013, "Evaluation of basic block accelerators for use on the SHMAC platform" [19], co written with Sunniva Nergaard Berg, we look in to several accelerator targets. The project describes several possible acceleration targets from a set of benchmarks, and includes a design of a multiply-add accelerator for the SHMAC system. The accelerator in this project is a hardware implementation of a simple equation that the parent system[14] does slowly, with input and output variables stored in registers

that are updated on every clock, in addition to a **start** port. To summarize, it is a specialized, clocked hardware unit that takes input data and control signals from a parent system and produces output data to be read back. The future work section of this paper also points to the possibility of adding more functionality, such as the ability to subtract in stead of adding, by setting control options from the parent system.

2.4 CPU to accelerator interface

There are many different ways of interfacing an accelerator from a CPU system in literature. The optimal interface is dependent on such issues as what the accelerator does, how fast it operates, the level of control necessary, how much data it requires, what infrastructure the CPU and the parent system use and what resources are available in terms of area and energy. I will now look into some examples of accelerator interfaces found in literature.

W. Wolf[7] gives in his book two examples of CPU to accelerator interface, both connected to the CPU bus and gives the CPU control through control registers. One of these uses direct data passing from the CPU to the accelerator and the other interface is able to access the memory directly through the bus, with only control signals passed from the CPU. The first type is shown in Figure 2.7, and the other is shown in Figure 2.8.




Figure 2.8: Accelerator interface with memory access. W. Wolf[7, p. 358]

The interface shown in Figure 2.8 has a higher complexity and requires more area, but the memory access makes it well suited for accelerators with a high data demand, as it frees up the CPU to work in parallel with the accelerator.

G. Venkatesh et al.[8] takes a slightly different approach in interfacing their CCores to the parent CPU. They use a more CPU near connection, where the accelerators, called CCores, share the L1 data cache with the CPU. To allow the parent CPU to control the accelerators they use Scan Chains[8].




Figure 2.9: CPU tile with CCore interface. G. Venkatesh et al.[8, p. 3]

These scan chains gives the CPU a high level of control, giving it access to read and write arguments and states, perform context switching and patching of the accelerators. Figure 2.9 shows a tile with several CCores interfaced to one parent CPU. The tile shown in the figure is one of many in a multicore system.

In the paper called "Dynamically Specialized Datapaths for Energy Efficient Computing" [9], the authors V. Govindaraju et al. take an even more core near approach to integrate their accelerators, referred to as DySER blocks, with the parent CPU. They place them in the pipeline of the CPU as a set of Functional Units(FU) and switches, controlled directly by the CPU's Decode and Execute pipeline stages. In this way they insert highly specialized and controllable hardware directly into the CPU architecture, and the DySER blocks integrates completely in to the CPU module.

P. M. Stillwell jr. et al. proposes a very independent interface in the article "HiPPAI: High Performance Portable Accelerator Interface" [10]. They utilize a high level applica-

tion function and accelerators working in the virtual address domain with a special purpose hardware interface to control and use the accelerators. In the terms used earlier, these accelerators can almost be seen as specialized cores, or functional units on the SoC device.



SHMAC parent system

In this chapter I will go through the SHMAC system, the Amber tile and the Amber core to provide the necessary understanding of the system for which the IFM system is meant. This chapter contains an overview of the previous work completed in the SHMAC project that are relevant for this thesis.




Figure 3.1: High level architecture SHMAC [12, p. 5]

3.1 SHMAC system overview

The Single-ISA Heterogeneous MAny-core Computer(SHMAC) project is a research project meant to provide a fast and easy way to develop and test heterogeneous processing systems. As stated in the SHMAC project plan[12], "The key idea is to create a flexible framework in which different heterogeneous processors can be created from a collection of processing elements and accelerators." This is a research project with a heavy focus on hardware/software co-design, meant to do research on heterogeneous systems at all abstraction levels. The SHMAC system is currently being developed on a FPGA platform, to enable fast testing and verification of different heterogeneous systems. The FPGA device used is a xc5vlx330 chip from the Virtex 5 family of Xilinx FPGAs.

SHMAC Tile Architecture

SHMAC is a tile based architecture, made up of several tile types laid out in a rectangular grid, with each tile identified by its position in the grid. The identification is on the form (n,m) where n denotes the row and m denotes the column. Figure 3.1 shows the tile structure of the SHMAC system.

The different tiles are connected to each other using a mesh interconnect system. This means that each tile has connections to its neighbours in up to four directions, north, south, east, west. An edge tile only has connections in the directions where there is neighbours, a non-edge tile has connections in all four directions. Every type of tile has a router that handles the flow of data.

The SHMAC project has the potential for a large amount of different tiles, but a small

Start Description End 0000 0000 0000 001F **Exception Table** 0000 0020 F7FF FFFF Main Memory **BRAM Memory** F800 0000 FFFD FFFF FFFE 0000 FFFE FFFF Tile Registers System Registers FFFF 0000 FFFF FFFF

Table 3.1: SHMAC system memory map

set of tile types are already defined and are described in the list below.

CPU core Also known as Amber Tile. The main processor tile of the SHMAC project, containing a modified Amber ARM compatible core and some extra units. See Section 3.2 for more details.

APB I/O tile, implements I/O support over an APB bus

Main Memory a tile that communicates with the ZBM RAM of the parent FPGA platform

Scratchpad This tile is a RAM tile using the FPGA internal BRAM

Table 3.1 shows the memory map of the SHMAC system.

3.2 Amber Tile

The Amber Tile is the main CPU tile in the SHMAC system[12]. A high level architecture schematic is shown in Figure 3.2. The tiles main components are a router and an Amber core. The router handles the off tile communication, in addition to passing packages. The Amber core is a modified version of the OpenCores Amber core described in Section 2.1. In addition to these two main components, the Amber tile includes a set of tile registers, an Interrupt controller and a Timer Module. The tile registers are used to store information about the specific tile, such as processor ID and tile coordinates. The Interrupt controller sorts all interrupt sources and relay interrupts to the Amber core. The Timer Module contains three separate timers that can be controlled by the Amber core and it is able to set interrupt signals through the interrupt controller.

The tile components are connected by a 128 bit Wishbone bus. The Amber core controls the different tile modules through memory mapping. The tile memory map is shown in Table 3.2.




Figure 3.2: Overview of the Amber Tile

 Table 3.2: Amber Tile memory map

Start	End	Description
FFFE 0000	FFFE 0FFF	Tile Register Module
FFFE 1000	FFFE 1FFF	Timer Module
FFFE 2000	FFFE 2FFF	Interrupt Controller

3.3 Development and test tools

Xilinx ISE

Xilinx ISE(Integrated Software Environment)[20] is a HDL synthesizer and design tool that is used in this project due to the fact that the project is using a Xilinx FPGA. ISE offers HDL synthesis, simulation, RTL diagram generation and timing analysis. ISE supports several OS platforms, including MAC OS, Windows and several Linux distributions. All development and most of the tests run during the work with this thesis has been done with Xilinx ISE.

ISim

In order to run simulations, Xilinx ISE uses the simulation tool ISim. ISim is an advanced HDL simulator with a project navigator and waveform window. It is used for verification and debugging of complex systems, with its main functionality tightly bound to the ISE environment and the Xilinx FPGAs.

Amber test framework

Included in the Amber OpenCores project there is a set of tests and testbenches meant to verify and debug the functionality of the core[21]. These have been modified further to work with the SHMAC project and are a part of the SHMAC repository. The Amber test framework uses a Linux based Gnu compiler and ISim to run the assembly level tests, verify and debug.



Definition of a General Accelerator Interface

In order to create a general interface module for communicating with an accelerator, even though the goal of this thesis is to create a set of as general as possible IFMs, some limitations and definitions have to be made. In this section I will propose a definition for a general accelerator in terms of ports and explain the reasoning behind this definition. Communication cycles and timing waveforms for communication between accelerator and IFM can be found in Section 8.3. Any accelerator conforming with these definitions will be possible to implement in to the SHMAC platform through one or more of the IFMs proposed in this thesis, depending on the limitations of the specific IFM.

4.1 Interviews with SHMAC accelerator designers

One of the approaches taken in order to determine what is required in a accelerator interface was to interview several accelerator designers currently working in the SHMAC project. This section consist of descriptions of three of them.

Audun Lie Indegaards [22] accelerator is a Floating Point Unit (FPU) with variable word width and exception handling. At the time of synthesis the designer can determine the word width and the propagation time through the accelerator. It is a accelerator that takes input data and control signals including a start signal and some operational options from the parent system, calculates the values and sets a ready signal when it is done. It can be synthesized as a asynchronous module that can function with a propagation time of less than one cycle and so function without clock, but in most cases the accelerator is clocked.

Einar Johan Tran Smen[23] has created a accelerator with a very different functionality, namely a Game of Life simulator, that can amongst other things be used as a pseudo

random number generator. It can be created in several sizes, decided at the time synthesis. It functions by shifting in input data and rule sets through a number of input ports and by using an options input to determine what type of data enters the accelerator. It also uses the options input to give start and read commands, and control which data is to be read.

Sunniva Nergaard Berg[24] is working on a accelerator that performs several arithmetic operations on two matrices nested in two for loops. It is part of an algorithm for Epileptic seizure prediction. It has large demands on memory access, as it requires 7 + 2048 32 bit input values, and produces 2008 32 bit output values per calculation. It uses a start signal to indicate start of operation, and signals completion with a ready signal.

4.2 General accelerator traits

Based on the accelerators described in Sections 4.1 and 2.3, I have outlined a set of traits common in accelerators. These are important to design the IFMs, and are described here.

Accelerators does computations on data As expected, but it is an essential characteristic for accelerators. Accelerators take input data, perform some form of calculation on the data and produce output data.

Accelerators execute a set operation This means that accelerators generally execute a very specific operation, and it does so every time it is used. Some accelerators implement the possibility to set options to give small variations on this operation, but in general these are very limited. Normally an accelerator implements a subset of instructions in the parent's ISA or a part of the application's high level code, but this is not necessarily the case.

Accelerators are controlled by a parent CPU All accelerators are in smaller or greater detail controlled by a CPU. This is normally done with control registers and signals such as interrupts, start signals, readable states and options. There are different ways of doing this, examples include memory mapped, connected to CPU bus, coprocessor interfaced and custom IO ports.

Most accelerators are clocked and have reset functionality Most accelerators require a clock signal, both to function internally and to communicate with the parent system. This is however a trait with some exceptions. Accelerators can be created as pure combinatorial circuits, where the propagation of data through the accelerator is not controlled by a clock. These are normally accelerators with functionality that always completes in a fixed time and with limited complexity and control options. The reset functionality is normal in all digital hardware, and is also common in accelerators.

4.3 General interface design

The design of the accelerator interface supported by the IFM structure is done in such a way that it is as general as possible, while giving concise constraints in order to make it

possible to build functioning interface solutions for connection to the Amber system. The general traits of an accelerator, as defined in Section 4.2, is the basis for this design.

The accelerator interface is clocked and includes a reset port. Both of these will with the use of an IFM from this project be connected to the system clock and system reset signals. In addition to these system wide signals, the accelerator interface includes a start and a ready port used by the IFMs, and in turn the parent system, to control the accelerator and to give feedback to the system upon completion. These are one bit ports and the signal given to indicate a start signal is one high cycle, synchronous with the system clock. The ready signal is treated asynchronously by the two basic IFMs, with the system reacting to the rising edge of this signal. The For loop IFM reads this signal synchronously on the rising edge of the clock signal. This difference is included to allow the basic IFMs to work with asynchronous accelerators, as they do not require the same strict operational sequence as the For loop IFM. See Section 8.3 for details on the differences in the communication cycles between the IFMs and the given accelerator.

The interface definition also includes a 32 bit options port. This is included to give the parent system the ability to give options to the accelerator. The size is determined due to the ISA's word size of 32 bits. Note that it is possible for an accelerator designer to use one of the input data ports as an extra options port, but not with the For loop IFM. In addition to these control ports the definition includes an undefined number of input and output ports. These are 32 bits wide, again to conform with the ISA word size. The current IFM designs has limitations on the number of input and output ports, but the accelerator interface definition does not.

4.4 Accelerator ports




Figure 4.1: Accelerator module with N inputs ports and M output ports

Figure 4.1 shows the general accelerator module. The module is clocked and has a fairly minimal interface. The ports are described in the list below.

i_clk: This port is the system clock connected directly from the Amber core.

i_rst: This port is the system reset connected directly from the Amber core. The reset is active high and is treated synchronously in the Amber system.

i_start: This port is used to give the accelerator a start signal. The signal is a one cycle active high set by the IFM. In the Coprocessor(5.4) and the Slave(5.5) IFMs, this signal is set synchronously with the **i_opt** port. For the For loop(5.6) IFM, the **i_start** port will be set high once every cycle while the **i_opt** is held. This is described in detail in sections 8.3.1 and 8.3.2.

i_opt: This port is a 32 bit input array used to pass options to the accelerator. The options passed to the IFM will be held on this port constantly. As mentioned in the description of the **i_start** port, this port will be set synchronously with the **i_start** port.

o_rdy: This port determines when the interrupt or polling values in the IFMs is set, and when accelerators have new data on the acc_out ports. It is treated slightly different in the different IFMs, this is explained in detail in sections 8.3.1, 8.3.1 and 8.3.2, but the general idea is that the output buffers of the IFM are updated when this port

goes high, in other words at the rising edge. The **acc_out** ports has to be set before the signal to avoid loss of data.

acc_in_0 to acc_in_n-1: These are the N 32 bit input data ports. There can theoretically be any number of these, but the accelerator design will need to comply with the limitations of the IFM chosen. Table 8.1 summarizes the IFM traits. They are not changed while i_start is held high, but can be changed before a calculation is finished, indicated by a high signal on o_rdy, in the basic IFMs. The different interactions for the different modules are described in detail in sections 8.3.1, 8.3.1 and 8.3.2.

acc_out_0 to acc_out_m-1: These are the M 32 bit output data ports. As with the input ports, M is only limited by the limitations of the IFM chosen. The data on these ports are clocked in to the output buffer of the IFM on a rising edge on the o_rdy port. There are variations regarding the timing of these operations in the different IFMs, see sections 8.3.1, 8.3.1 and 8.3.2 for details.

Chapter 4. Definition of a General Accelerator Interface						



Design of the Interface Modules

In this chapter I will elaborate on the design choices and the structure of the different IFMs. The first section gives an overview of a few possible solutions of IFMs for integrating an accelerator with the Amber Tile, and an explanation of the major design decisions made with the implementation of the IFMs. The following sections gives a detailed explanation of the architecture, functionality and verification of the IFMs.

5.1 Different options for IFM integration level

One of the major questions when designing an interface module is deciding the integration level of the accelerator. In this case integration level means on what level in the system architecture the accelerator is connected to the system. An accelerator implemented on it's own tile is at a higher level, architecturally, than an accelerator implemented with a coprocessor interface. To decide this we need to know a few things about the accelerator. An accelerator with a short execution time and low level of independence should be CPU near to avoid considerable communications overhead, while the opposite case of an independent accelerator with long execution time can be placed further away to allow the CPU to operate more independently. Below I have listed four alternatives, with some characteristic attributes, that stood out as options for the SHMAC system due to the architecture and topology of the SHMAC system and the Amber core[14].

Coprocessor Interface

- Amber CPU internal component, low amount of changes needed
- direct ISA support
- small area and time overhead
- basic control logic
- one word transfer only
- high level of CPU control

 suitable for small, fast accelerators with low data demands and a low degree of operational independence

• Wishbone slave interface

- Amber tile component, low amount of changes needed
- memory mapped CPU control
- small area and time overhead
- basic control logic, bus control needed
- one word write, four word read
- high level of CPU control
- interrupt capability
- suitable for accelerators with low data demands and a low degree of operational independence

• Wishbone master interface

- Amber tile component, medium amount of changes needed
- memory mapped CPU control
- able to access off tile memory
- medium area overhead, small time overhead
- advanced control logic
- low level of CPU control
- interrupt capability
- suitable for accelerators with high data demands and a high degree of operational independence

Tile interface

- Separate Tile component, high level of changes needed
- memory and tile mapped CPU control
- able to access off tile memory
- large area and time overhead
- advanced control logic
- low level of CPU control
- can be a shared resource between several CPUs
- interrupt capability possible, not finalized in the SHMAC project
- suitable for accelerators with high data demands, a high degree of operational independence and tolerance for high time delay

As can be seen from the list above, the interface type suited for a given application or accelerator is highly dependent on the properties of said accelerator and the demands of the application. However, the task in this thesis is to create an interface that is as general as possible, which can fit any type of accelerator and application. In order to do this I decided to create more than one interface type, and to make a system where the accelerator designer can choose between several options to find the best suited interface. This would also give an opportunity to test and characterize the different interface possibilities. The need to limit the amount of work required forced the decision to drop the Tile interface at an early stage. This is the most complex of the interface types, and would require large amounts of work. It was dropped to increase the probability of designing a functioning system with several interface options.

5.2 Start signal handling

The start signal of the IFMs are synchronised with writing the **options** register for all the IFM variations. In the Coprocessor and Slave IFMs writing the **options** register immediately triggers a high *start* signal with a duration of one clock cycle on the accelerators **start** port. In the For loop IFM writing the **options** register progresses the FSM and starts the execution of the for loop.

The decision to handle start signalling between CPU and accelerator in this way was made after careful consideration between this method and a method where the start signal was handled separately. The separate start method would have meant that the **options** register and **start** register would have been written separately.

With the separate start method, the programmer would be able to set and change the **options** register without giving the accelerator a *start* signal. For the Coprocessor and Slave IFMs this would have made the interface between CPU and accelerator even more general. In addition, a designer could use the **options** register as an extra input for accelerators that does not require options, and by doing so save area in the design. For the For loop IFM this advantage is not there due to the strict timing of the For loop start procedure. One could however argue that this approach would have made the For loop IFM safer and easier to use with a one transfer one function policy.

However, the synchronised start method also has its advantages. For all three IFMs the synchronised start method saves one interaction per start procedure. This saves time and energy, which are vitally important resources for any SoC or processing system.

As already stated, the decision was made to go with the synchronised start method. I consider the saved time and energy, achieved by limiting the necessary CPU to accelerator interactions as much as possible, to far outweigh the advantages in generalisation, easy programming model and area requirements of the separate start method. In addition to this one could argue that with some clever design an accelerator designer could achieve the separate start functionality for the Coprocessor and Slave IFMs. By using an extra input port as an options port in the accelerator design, you could achieve this functionality at

the cost of some area. The area cost would be the logic and wires connected to the now unused options port.

5.3 Completion notification

The IFMs handle Completion handling differently from each other. The Slave and For loop IFMs both use an **interrupt** port connected to the tile's Interrupt Controller, while the Coprocessor IFM use a **poll** register. The Slave IFM sends a one cycle high *interrupt* signal as a direct response to the rising edge of the *ready* signal from the accelerator, the For loop IFM sends a one cycle high *interrupt* signal on the completion of the loop execution. The Interrupt Controller receives these signals and gives a one cycle high *interrupt* signal to the Amber Core. The Coprocessor IFM uses a one bit register to indicate completion. This register is written low when the *start* signal is given to the accelerator, and is written high upon the first following *ready* signal from the accelerator. The *poll* register is readable for the controlling CPU.

These methods for handling the *ready* signalling and secure completion of calculations were decided upon after evaluating several options. One option is stalling the CPU pipeline. While this method can offer some benefits for accelerators with a short execution time and applications that does not benefit from parallelization by saving energy usage by hindering unnecessary switching activity, this method does not keep in line with the idea of generalisation. This method would severely limit the different accelerators able to use the IFM. In addition to the generalisation issues, this method is only really viable for the Coprocessor IFM due to the Amber Tile architecture, and this would require substantial changes in the *Decode* and *Execute* modules of the Amber Core. These changes would create difficulties for any future work on optimizing the Amber Core.

The interrupt method has great merits when it comes to generalisation. It creates a "fire and forget" use case where the CPU can work on different tasks while the accelerator executes. In addition it allows the accelerator designer to utilize several consecutive *ready* signals, where all signals will send an *interrupt* signal to the CPU. This method requires some changes to logic and Tile architecture, but uses existing functionality in both the Amber Core and the Amber Tile.

The poll methods main attribute is the small amount of changes necessary to the Amber Tile structure. It only requires the logic necessary to read a one bit register through the IFM interface in order to function. An implementation of an IFM with the poll methods keeps the architecture changes to a minimum. This method does however limit the generalisation characteristics of the IFM, as it requires a *start* signal to set the **poll** register low, making the system only able to react to one *ready* signal per *start* signal. This method also limits the possibilities of utilizing parallelization in the accelerated tile. The CPU is required to check if the accelerator is done, often with a continuous loop performing read operations. This costs time and energy the CPU could use for other tasks.

Evaluating these different methods, I decided that in order to approach the goal of an




Figure 5.1: Amber System with the Coprocessor IFM

as general as possible interface system, the best option was the interrupt method. This was then implemented in the Slave and For loop IFMs. However, when looking at the architectural changes of the Amber Core required to allow the Coprocessor IFM to send a *interrupt* signal to the Interrupt Controller, I decided that the poll method was better suited to the Coprocessor IFM. While the goal of a high level of generalization is important, the necessity of keeping the changes to the Amber Core as small as possible, in order to not hamper any further development of the CPU architecture, took precedence here.

5.4 Coprocessor Interface Module

The Coprocessor Interface Module is an accelerator interface designed to be as core near as possible and require the smallest possible changes to the Amber Tile structure. The ARM ISA[13] includes several instructions for coprocessor data passing and control, but only a subset of these are implemented in the Amber Core. The Amber Core implements a simple coprocessor designed to handle cache control and the basic register to coprocessor one word data transfer instructions(*mrc* and *mcr*). Figure 5.2 illustrates how the Coprocessor IFM expands the coprocessor module without making any changes to the interactions with the Amber Core. The Coprocessor IFM offers a small and core near accelerator interface




Figure 5.2: The coprocessor module replacing the standard module in the Amber Core

while limiting the changes to the Amber Core and Amber Tile architecture.

5.4.1 Implementation

Figure 5.3 shows the top level schematic for the Coprocessor IFM. As mentioned in section 5.4, the Amber Core only implements a small subset of the ARM ISA's coprocessor instructions. As a consequence of this several of the interconnects to the Amber Core serves no function. This includes the following ports: i_copro_opcode1, i_copro_opcode2 and i_copro_crm. In addition, the ports named o_cache_enable, o_cache_flush, o_cacheable_area, i_fault_status and i_fault_address are only used by the existing coprocessor unit, and are not explained further in this thesis. See [14] for details. The rest of the ports are described below.

i_clk, i_rst, i_core_stall Standard core wide control signals, synchronous to the entire Amber Core. i_core_stall stops all operation

i_copro_crn Four bit coprocessor register number. Addresses the register written or read by the Amber Core




Figure 5.3: Schematic of the coprocessor IFM interfacing a 2 input 2 output accelerator. Note that signals and components not relevant to the IFM is

- **i_copro_num** Four bit coprocessor number. Indicates the coprocessor called by the instruction
- **i_copro_operation** Two bit operation number. 2'd2 indicates a write(*mcr*) instruction, 2'd1 indicates a read(*mrc*) instruction, 2'd0 indicates no operation
- **i_copro_write_data, o_copro_read_data** 32 bit data transfer buses. Transmits one word of data to or from the coprocessor, respectively

In addition to the interface towards the Amber Core the Coprocessor IFM incorporates an interface for the accelerator. For a detailed definition of the general accelerator interface used in the IFM, see Section 4.3. The Coprocessor IFM uses several registers as interface buffers for the accelerator, listed below:

- acc_start: 1 bit register used to give the accelerator a one cycle high start signal
- **poll:** 1 bit register used to indicate a *ready* signal from the accelerator following a *start* signal. Coprocessor register number 15, read only
- **acc_opt:** One 32 bit options register, connected to the accelerator's options port. Coprocessor register number 15, write only
- **acc_in:** An array of **N** 32 bit registers, where **N** is the number of input ports to the accelerator. Coprocessor register numbers 0 to 14, write only
- **acc_out:** An array of **M** 32 bit registers, where **M** is the number of input ports to the accelerator. Coprocessor register numbers 0 to 14, read only

The next two subsections explains the implementation of the Coprocessor IFM, sorted by actions initiated by the Amber Core and by the interfaced accelerator.

5.4.1.1 Amber Core initiated actions

The Amber Core can in essence only do two things, write or read a register. The Coprocessor IFM expands on this by allowing the writing of one of these registers to set the **acc_opt** register, give the accelerator a *start* signal and setting the Coprocessor IFMs **poll** register low. Note that a high signal on the **i_core_stall** port stops the Coprocessor IFM from responding to any input from the Amber Core. The only exception to this is a *reset* signal, which takes precedence.

A write operation is initiated by the Amber Core by setting the appropriate values to the **i_copro_num** and **i_copro_crn** ports and setting the value 2'd2 on the **i_copro_operation** port. On the next rising edge of the clock the value on the **i_copro_data** is stored in the corresponding register. If the register number on **i_copro_crn** denotes an accelerator input port, the corresponding register in **acc_in** is written. If the register number denotes the options register the **acc_opt** register is written with the data value of **i_copro_data**. In addition the **acc_start** register is set high for one cycle and the **poll** register is set low.

A read operation is initiated by the Amber Core by setting the appropriate values to the




Figure 5.4: Amber System with the Slave IFM

i_copro_num and **i_copro_crn** ports and setting the value 2'd1 on the **i_copro_operation** port. On the next rising clock the value of the corresponding register will be set on the **o_copro_data** port. This includes the **poll** and the **acc_out** registers.

5.4.1.2 Accelerator initiated actions

The accelerator can only initiate one action. By setting a one cycle high *ready* signal on the **o_rdy** port, it initiates a store output action. On the consecutive rising edge of the clock the value of the accelerator's **o_acc_out** ports is stored in the **acc_out** registers. In addition, the **poll** register is set high.

5.5 Slave Interface Module

The Slave IFM is an accelerator interface designed to be as simple as possible, providing the same passive control regime as the Coprocessor IFM. The Slave IFM is memory mapped and connected to the Amber Core's Wishbone bus with a slave Wishbone bus controller. Figure 5.4 shows the Slave IFM's in the context of the Amber Tile architecture. The IFM is able to handle both four word writes and reads over the 128 bit Wishbone

bus. Note that at the time of writing the Amber Core is only capable of doing four word Wishbone reads, not writes.

5.5.1 Implementation

Figure 5.5 is the schematic of the Slave IFM. The ports are described in the list below.

o_irq Interrupt signal connected to the Amber Tile Interrupt Controller.

Wishbone Slave Interface The remaining ports in the schematic is the Wishbone Interface. See Section 2.2 for details

clk and rst(omitted from figure) Standard system wide control signals, synchronous to the entire Amber Tile.

In addition to the interface towards the Amber Tile Wishbone bus the Slave IFM incorporates an interface for the accelerator. For a detailed definition of the general accelerator interface used in the IFM, see section 4.3. The Slave IFM uses several registers as interface buffers for the accelerator, listed below:

acc_start: One bit register used to give the accelerator a one cycle high start signal

o_irq: One bit register used to control the *interrupt* signal to the Amber System.

acc_opt: One 32 bit options register, connected to the accelerator's options port. Tile memory address 0x37FC, write only

acc_in: An array of **N** 32 bit registers, where **N** is the number of input ports to the accelerator. Tile memory addresses 0x3000 to 0x37F8, write only

acc_out: An array of **M** 32 bit registers, where **M** is the number of input ports to the accelerator. Tile memory addresses 0x3800 to 0x3FFC, read only

The next two subsections explains the implementation of the Slave IFM, sorted by actions initiated by the Amber Core and by the interfaced accelerator.

5.5.1.1 Amber Core initiated actions

The Amber Core can in essence only do two things, write or read a register. The Slave IFM expands on this by allowing the writing of one of these registers to set the **acc_opt** register and give the accelerator a *start* signal. The Slave IFM is memory mapped, so both actions are completed through memory operations through the Amber Tile's Wishbone bus.

5.5.1.2 Accelerator initiated actions

The accelerator can only initiate one action. By setting a one cycle high *ready* signal on the **o_rdy** port it initiates a store output action. On the consecutive rising edge of the clock the value of the accelerator's **o_acc_out** ports is stored in the **acc_out** registers. In addition, the **o_irq** register is set high for one cycle.




Figure 5.5: Schematic of the slave IFM interfacing a 2 input 2 output accelerator. Note that clock and reset signals are omitted.




Figure 5.6: Amber System with the Master IFM

5.6 For loop Interface Module

The For loop IFM is a very specific IFM meant to perform the independent execution of a for loop containing a given accelerator. This solution moves away from the passive and heavily generalised interfaces provided by the Coprocessor and Slave IFMs, and takes on the task of providing a module capable of executing a for loop with minimal input required from the parent CPU. Due to the specific nature of a for loop, the For loop IFM requires specific interaction procedure of accelerators. This sets specific requirements to accelerator timing, described in Section 8.3.2, and limits the type of accelerators to those that can function as the action of a for loop. The For loop IFM implements both a Master and a Slave Wishbone interface, and is capable of direct interaction with the off tile memory. The Slave Wishbone controller allows control of the IFM by the Amber Core. Figure 5.6 shows the For loop IFM implemented in the Amber System module. As is apparent from Figure 5.6, the implementation of the For loop IFM in the Amber System module requires a Wishbone Master Arbiter to handle off tile communication.




Figure 5.7: Schematic of the For Loop IFM interfacing a two input two output accelerator. Note that clock and reset signals are omitted.

5.6.1 Implementation

The For loop IFM consist of three major parts as seen in Figure 5.6: an accelerator interface, a Wishbone Master Buffer(WMB) and a FSM. The WMB reads and writes the memory and sorts the data to and from the accelerator inputs and outputs. The FSM controls the entire loop execution. It takes the input arguments from the CPU over the Wishbone Slave interface, controls the WMB and the accelerator, and sends an *interrupt* signal when the loop execution is done.

5.6.1.1 Interface

Figure 5.7 is the top level schematic of the For loop IFM. The ports are described in the list below.

i_clk and i_rst Standard system wide control signals, synchronous to the entire Amber Tile.

o_irq Interrupt signal connected to the Amber Tile Interrupt Controller.

Wishbone Slave Interface The ports marked _wbs_in the schematic is the Wishbone Slave Interface, used to pass control signals from the Amber Core. See Section 2.2 for details on the Wishbone interface

Wishbone Master Interface The ports marked _wbm_in the schematic are the Wishbone Master Interface, used to fetch input data and write output data to the off tile memory.

5.6.1.2 Finite State Machine

The state chart in Figure 5.8 gives the functionality of the For loop IFM's FSM. The list below gives a description of each state.

Idle This is the Idle state. The FSM moves to the next state with any activity on the Wishbone Slave interface

Recieve The For loop IFM recieves arguments over the Wishbone Slave interface in this state. When the **Options** argument is received, the FSM moves to the next state.

Adress Set The input address and output address arguments received in the previous state is written to the WBM

Fetch Input Data The WBM is signalled to fetch input data and place it on the accelerator interface. The FSM moves to the next state when the WBM's **stall** port is low

Calculation The accelerator is given a *start* signal. The FSM moves to the next state when a *ready* signal is recieved


Store Output Data The WBM is signalled to get store the output data from the accelerator interface and write it to memory. The next state is determined by subtracting 1 from the Main_i argument and checking for zero. If this was the last iteration, the next state is Interrupt Set. If not, the next state is Fetch Input Data The FSM moves to the next state when the WBM's stall port is low.

Interrupt Set Gives the Amber Tile's Interrupt Controller an *interrupt* signal. FSM moves to the next state immediately.

5.6.1.3 Wishbone Master Buffer

The Wishbone Master Buffer(WMB) is one of the main components of the For loop IFM, its function is to handle the necessary memory operations required to execute the for loop. A schematic of the WMB is shown in Figure 5.9. The WMB reads and writes the off tile memory and handles all data passing to and from the accelerator, controlled by the FSM. It is able to handle any number of I/O ports of a given accelerator and at the same time utilize the full capacity of the 128 bit Wishbone bus by arranging the data in four word transfers as far as is possible. The last transfers might not add up to four data words, but are of course executed to complete the calculation. This is done with the use of several buffers and First In First Out(FIFO) queues, and an adaptation by the Tile Generator script.

At the beginning of a for loop execution, the FSM passes the input and output address arguments to the WMB. During the execution, they are kept and updated in the WMB internally. The *stall* signal is used to halt the FSM execution when the WMB is busy and unable to comply with any control requests.



43

Figure 5.8: State chart for the For loop IFM's FSM control unit




Figure 5.9: Schematic of the Wishbone Master Buffer

The input data to the accelerator is read sequentially in four word transfers from memory by incrementing the given input address. Afterwards it is placed directly into the **input FIFO** queue. When the *read in* signal is given by the FSM the correct number of data words are sent to the **Input Buffer** filling it with one word per input port on the accelerator.

The output data follows a similar path, only in the other direction. When the *write out* signal is given by the FSM, the **Output Buffer** is written, and read in to the **Output FIFO**. If the Output FIFO contains more than four words, a Wishbone write operation is initiated.

This module is the one most modified in the For loop IFM during script generation. The size of both the FIFO queues and I/O buffers are generated to adapt the WMB to the given accelerator and amount of data.

5.6.1.4 Wishbone Master Arbiter

The Wishbone Master Arbiter(WMA) is a simple two input one output round robin bus arbiter, placed in the Amber System level of a For loop IFM Tile. It reacts to the cyc signals from both Masters and assigns priority based on first come first serve. If the unprioritised Master sets its cyc signal high while the prioritised Master is transferring, it will be assigned priority as soon as the prioritised master is done. The fact that this arbiter reacts to the cyc signal allows for a multi transfer Wishbone cycle to pass unhindered. Figure 5.10




Figure 5.10: Top level Wishbone Master Arbiter

shows the top level of the WMA.

Chapter 5.	Design	of the	Interface	Modules



IFM and tile scripted generation

In this chapter I will elaborate on the functionality and set up of the Tile Generator, a IFM and tile generation script, as well as elaborate on the reasoning for using a high level scripting language to generate tile structures and verilog modules. Please note that a user guide for the tile generation script can be found in Section 8.1.

6.1 Overview of the Tile Generator

The Tile Generator is a Python script designed to generate a new tile based on the Amber Tile with a functioning IFM adapted to match a given accelerator. Figure 6.1 shows an overview of the script. The script takes some arguments from the user, loads up the necessary source and template files, and outputs a modified version of the Amber Tile with a new name and a functional IFM. The script operation is described in more detail in Sections 6.3.2 and 6.3.1.

The IFM system described in this thesis is meant to be as general as possible. In order to achieve this, a certain degree of flexibility, with regard to all the different accelerators that can be developed, is necessary. The general accelerator interface described in Section 4.3 offers this to a certain degree, but in order to cater to the differences in accelerator attributes, Section 5.1 describes the need for several IFM types. On top of this, the verilog HDL offers no easy way to generalise an unknown number of ports when writing a module interface. SHMAC is also a tile based architecture, so some way to easily differentiate between different tiles are necessary in order to keep the project easy to navigate and work with.

All of these issues complicate the IFM system and make it difficult for an accelerated system designer within the SHMAC project to create an accelerator tile with the correct IFM that has the correct module instantiation. In order to simplify these issues and keep the IFM system as general as possible, without the need for other designers and participants of the system to manipulate the IFM source files, I have created a script that generates a




Figure 6.1: Overview of the Tile Generator script

new tile type with a unique name, its own high level source files and an adapted IFM with the correct module instantiation for the given accelerator.

6.2 Use of source and template files

The Tile Generator script uses a mix of template files and source files to generate the new tile structures and IFMs. The source files are the files used in the Amber Tile and Amber core as part of the working SHMAC repository. These files are, as a consequence of the project's development and progress, subject to change. This, in turn, makes the Tile Generator script and the entire IFM system vulnerable to compatibility issues and conflicts with future changes. Figure 6.2 shows a visual representation of how the two files are used. Note that the *a25_coprocessor.v* file is one of the source files for the unmodified Amber Tile's Amber Core module.

One alternative to this approach that would solve the danger of conflicting changes to the source files is to use a template only solution. This would mean to only use a template file, and modify this through the script. This would guarantee a working generated tile, but the accelerated tiles would not benefit from any future changes. In effect, this would mean branching off the affected files at this point in the development. This could be mitigated through manually keeping the template files updated, but this would mean a substantial extra workload for any designer that would improve the Amber Tile in the future.

Evaluating these options against each other the current solution with the use of working source files were chosen. This means that any designer working on one of the affected files will need to take great care not to create any conflicts, but I consider this the best option. In order to mitigate the danger of designers unaware of the danger creating conflicts, all files that are used as source files have been given a warning in the top of the file, in the form of a comment. This warning lets the designer know that the file is used as a source file, in addition to a list of the template files and the script file that might cause a conflict. Listing 6.1 gives an example of one of these warnings.

Listing 6.1: excerpt from a25_coprocessor.v: Danger of conflict warning

```
1
   2
   /////WARNING!!//////
3
   4
   11
5
   //This file is used as a source file for accelerator interface tile
       generation!
   //It contains tags used for automatic navigation by the generator script.
6
7
   //make sure any changes made to this file is compatible with the rest of
       the system
8
   //Files that can cause compatibility issues are listed below
   // /shmac/hardware/tileGenerator/tileGenerator.py
10
   // /shmac/hardware/tileGenerator/templates/coproc_TEMP.v
11
   // /shmac/hardware/units/amber/hw/vlog/amber25/a25_core.v
12
   11
13
   // Marton Teilgard mteilgard@gmail.com
14
```




Figure 6.2: Script merging source file and template file in to the coprocessor IFM source file

6.3 Detailed Functionality

The script takes four arguments from the user, listed below. The script then generates the high level modules required to instantiate the new tile type, and the new IFM modules. Modified versions of some low level Amber modules is also created in some cases.

Accelerator Name Name of the accelerator module, used to name the new tile and its files, and to generate the accelerator instantiation in the IFM

IFM type Decides what type of IFM to generate

N and M Integers denoting the number of input ports and output ports on the accelerator, respectively

The high level source files are generated, as explained in the next subsections, by modifying existing source files by direct changes and sections from template files. The high level source files are updated with new module names and instantiations, with the exception of *Amber_system.v*, which is changed more extensively when modified for the For loop IFM. The IFM modules relies mostly on template files only, except from when generating the Coprocessor IFM, which creates a modified version of the *a25_coprocessor.v* source file from the Amber Core architecture. The IFM source files are generated by copying sections from template files and generating the structures necessary to fit the dimensions of the accelerator.

6.3.1 Generating the tile structure

In order to generate the tile structure a new folder in the /shmac/hardware/tiles/ directory has to be created. Furthermore the high level tile architecture source files have to be copied and modified from the source files of the Amber Tile module. The script first creates the new folder and names it amber_tile_[IFMTYPE]_[ACCNAME], then it starts the copying and modifying of the high level tile modules from the Amber Tile, and creates the files amber_tile_[ACCNAME].vhd, amber_wrapper_[ACCNAME].v and amber_system_[ACCNAME].v. These files are created by the script by first opening a source file and a template file, and the output file. Then it sequentially runs through the source file line by line, copying it in to the output file, all the while checking each read line for a commented tag. These tags are unique, and are placed in the source files at the points where modifications and/or sections from a template file is required. An example of such a tag is shown in Listing 6.2. In this particular case, the script removes the tag, inserts the modified module name, skips through the source file to the ...DONE tag, and finally resumes the copying of the source file in to the output file.

Listing 6.2: excerpt from amber_system.v: commented tag for the Tile Generator

```
1  'include "common_defs.v"
2  //ACCTAGSYSINST
3  module amber_system
4  //ACCTAGSYSINSTDONE
5  #(
6    parameter tile_x = 4'b0,
7    parameter tile_y = 4'b0,
```




Figure 6.3: Detailed illustration of scripted file generation

```
parameter cpu_id = 8'hff
)
```

In other cases the scripts copies sections from the template files at such tags and in some cases the **...DONE** tag is omitted, as there is no need to skip lines in the source file. The template files are equipped with similar tags for the same reason. These are slightly different to make it easier to distinguish the different types of files. An example is given in Listing 6.3. Note that these tags also make the verilog template files uncompilable, adding a barrier for unintentional misuse of these files.

Listing 6.3: excerpt from slave_sys_TEMP.v: tag #0 for the Tile Generator

The script goes through a sequential program for each file, modifying them by alternating between lines from source files, lines from template files and lines written directly from the script. The script differentiates which files are created and how they are modified based on the IFM type selected. An illustration of how a modified tile source file is created is shown in Figure 6.3.

6.3.2 Generating the IFM

Large sections of the IFM files are generated with the same method as the tile structure files, by mixing parts from source files, template files and directly generated lines. However, in order to adapt the IFMs to the dimensions of the given accelerator, some parts of the modules are generated directly as a function of the number of input and output ports in the accelerator interface. This is where the user arguments $\bf N$ and $\bf M$ are used.

Listing 6.4: excerpt from tileGenerator.py: script generating the instantiation of an accelerator in the Slave IFM

```
#2 found
1
2
     for i in range (inputs N):
3
       oFile.write("\t.acc_in_" + str(i) +" (acc_in["+ str(i) +"]),\n")
4
     for i in range (outputs M):
       oFile.write("\t.acc_out_" + str(i) +" (acc_out_" + str(i))
5
6
       if i == (outputsM - 1):
7
         oFile.write(")\n")
8
       else:
         oFile.write("),\n")
```

Listing 6.4 shows the part of the script where the instantiation of the accelerator is generated. The input and output ports are connected to the previously generated I/O registers. Listing 6.5 shows a generated instantiation of an accelerator named *acc_dummy_4_1* with four input ports and one output port.

Listing 6.5: excerpt from slave_acc_dummy_4_1.v: generated accelerator instantiation

```
1
      acc_dummy_4_1 accelerator (
2
      .i_{clk} (i_{clk}),
3
      .i_rst(i_rst),
4
      .i_start (acc_start),
5
      .i_opt (acc_opt),
6
      .o_rdy (acc_rdy),
7
      .acc_{in_0} (acc_{in_0}),
      .acc_in_1 (acc_in[1]),
8
      .acc_in_2 (acc_in[2]),
      .acc_in_3 (acc_in[3]),
10
11
      .acc_out_0 (acc_out_0)
12
```



Verification and Overhead

This chapter will go in to how the IFMs and the Tile Generators functionality were verified, and what overhead that area associated with the different IFM solutions.

7.1 Verification method and tools

The Amber Tile structure is made up of several different components, some of which have been created for the SHMAC project, and some that have been modified from other work, like the Amber Core. The Amber Core is the most important component of the Amber Tile, as it is the CPU, and is therefore the most important component to test the IFMs with. This section will show how the different tools and methods were used to verify the functionality of the IFM system.

7.1.1 Amber Test Framework

The Amber Test Framework(ATF) detailed in 3.3 is able to run assembly files on the Amber Core. This system has been used to test the Coprocessor IFM's functionality, but the complexity of the framework, and the fact that it is designed mainly to test the Amber Core, made it impractical to use for testing of the Slave and For loop IFM. I was however able to document the Amber Core's Wishbone interactions, which made me able to emulate these in the Amber dummy module, detailed in Section 7.1.2.

7.1.2 Amber Core dummy module

The **a25_core_dummy**, or Amber dummy module, is a simple verilog module with the Amber Core's interface created to emulate the Amber Core's Wishbone interactions. The timing which this module is created to emulate was recorded with the use of the ATF. These interactions are shown in Figures 7.1 and 7.2.

The Amber dummy contains of a simple FSM. It is made up of two sequential state strings, one for testing the Master IFM and one for the Slave IFM, selected by the verilog




Figure 7.1: Waveform showing four consecutive Wishbone writes made by the Amber Core




Figure 7.2: Waveform showing one Wishbone read made by the Amber Core




Figure 7.3: Amber dummy state chart

test bench via the first Wishbone read. A simple version of the state chart is shown in Figure 7.3 This is made in such a way that it is easy to manipulate by adding or modifying the states, easily creating new Wishbone interactions and test regimes. By using this module as an Amber Core, it is possible to easily test an entire generated Amber Tile with an IFM. For all intents and purposes, this FSM was the main test bench for the final verification of the Tile Generator and the Slave and For loop IFMs. The Amber Core dummy module can be found in Appendix .1.

7.1.3 Accelerator dummy modules

In order to test an accelerator interface method, you need an accelerator, preferably several. In order to be able to test as simply as possible, I opted to create several very basic accelerator like modules with different versions of the accelerator interface defined in Chapter 4. These are very basic modules that reacts to inputs and options and create easily veri-

fiable output data. These modules make it very easy to verify that the IFMs are working, and have been used to test all the IFMs throughout development. The Accelerator dummy source file can be found in Appendix .1.

7.1.4 Verilog Testbenches

Verilog testbenches are used throughout the development of the IFM system, to test separate components and debug specific issues and to test the high level accelerated Amber Tiles. They are used with the Xilinx ISE and ISim plugin described in Section 3.3 to simulate, test and debug various verilog modules. One specific testbench needs to be mentioned, the **genSysTB**. It is used to test the generated Amber system modules, and is the highest level testbench used in verification. It emulates an off tile memory, and together with the Amber Core dummy module in Section 7.1.2 makes it possible to easily test both the Slave and For loop IFMs and the tile structures. The **genSysTB** can be found in Appendix .1.

7.1.5 Xilinx ISE synthesis

In addition to the above methods, the Tile Generator has been extensively tested by synthesising the entire generated tile structures. Tile types with several variations of each IFM have been synthesised to verify that the script generates modules that can be programmed to the Xilinx FPGA.

7.2 Coprocessor IFM verification

The Coprocessor IFM has been verified directly in the Amber Test Framework. Several Coprocessor IFMs have been generated with an Accelerator dummy module and implemented in the existing Amber Core structure of the SHMAC project. The Amber Test Framework was the initialized with an assembly program designed to verify the IFM. The assembly program passes data and options to the IFM, reads the **poll** register until it reads as high, reads the output data and verifies that it is correct. An example of the assembly programs can be found in Appendix .1. In addition the waveform files are submitted with the Thesis.

7.3 Slave IFM verification

The Slave IFMs functionality is verified with the use of the Amber Core dummy module in Section 7.1.2 and the **genSysTB** in Section 7.1.4. Several generated tiles have been tested, the one used as an example in this section implements a four input four output dummy accelerator. The testbench is simulated in ISim and the functionality is verified visually, by checking that the data moves correctly and that the control signals act accordingly. One example is shown in Figure 7.4, where a write of the **options** register initiated by the Amber Core dummy results in that both the options argument and the *start* signal is passed to the accelerator. The Amber Core test for this IFM system writes input data and options




Figure 7.4: Waveform showing the write options action through the Slave IFM

to the IFM, waits for an *interrupt* signal, and reads the output data in both one and four word transmissions. Figure 7.5 shows how a *ready* signal from the accelerator translates to an *interrupt* signal to the Amber Core dummy, and a four word Wishbone read of the output data from the accelerator. Figure 7.6 shows how a single word read is translated to the correct placement on the Wishbone data bus by checking the *select* signal.

The waveform files are submitted with the Thesis.

7.4 For loop IFM verification

The For loop IFMs functionality is verified with the use of the Amber Core dummy module in Section 7.1.2 and the **genSysTB** in Section 7.1.4. Several generated tiles have been tested, this section includes examples from the verification of a system implementing a one input one output accelerator dummy, and a system implementing a six input six output accelerator dummy. The tests are controlled by an Amber Core dummy that writes the necessary arguments one word at a time, waits for the *interrupt* signal, and then writes all four arguments in one transfer. The **genSysTB** emulates a memory with two address spaces. The For loop IFM reads one of the address spaces and writes the other one. The tests are simulated in ISim and the functionality is verified visually, by checking that the data moves correctly and that the control signals act accordingly.

Figure 7.7 shows the For loop IFM writing four words to off tile memory, the data is output from a one output accelerator organised in four word transfers. Figure 7.8 shows the Wishbone Master Buffer(WMB) transferring six data words from the internal input FIFO to the accelerator's six input ports. The waveform files are submitted with the Thesis.

7.5 Time Overhead

This section details the overhead time associated with each IFM, excepting the execution time of the accelerator and any time used by the Amber Core to fetch data and instructions relevant to the IFM control. Note that this section does not take in to account parallelism, see Section 9.1.4 for details.

7.5.1 Coprocessor IFM

The Coprocessor IFM is an internal component of the Amber Core, and is controlled directly by the Amber Core pipeline. The Coprocessor IFM is a passive IFM and requires that the Amber Core passes all input and output data, in addition to the options argument. As is shown in Figure 7.9, every transfer from the Amber Core to the Coprocessor IFM takes two cycles. The Amber Core passes one 32 bit word per transfer, both in read and write. In addition to this, the Coprocessor IFM takes one cycle to update the **Poll** register after a *ready* signal from the accelerator, shown in Figure 7.10.

Equation 7.1 shows the overhead time of one calculation with the Coprocessor IFM




Figure 7.5: Waveform showing an interrupt sequence and a four word read through the Slave IFM




Figure 7.6: Waveform showing a one word read through the Slave IFM




Figure 7.7: Waveform showing the For loop IFM writing system memory




Figure 7.8: Waveform showing input data transferred by the WMB to a six input accelerator




Figure 7.9: Waveform showing input data written to the accelerator through the Coprocessor IFM




Figure 7.10: Waveform showing poll delay in the Coprocessor IFM

in clock cycles. *I* and *O*,represents the number of input and output ports in the accelerator interface, respectively. The three extra cycles represents the two cycles needed to pass the *options* argument and the one cycle delay needed to update the **poll** register.

$$T_0 = 3 + 2I + 2O (7.1)$$

7.5.2 Slave IFM

The Slave IFM is connected to the Amber Core through the Wishbone bus with a slave interface. As this is a passive IFM, the Amber Core has to write all input data and options to the Slave IFM, and read all output data back again. The Amber Core writes one word per Wishbone transfer, and uses one clock cycle per transfer, as seen in Figure 7.1. The Amber Core can read up to four words per Wishbone transfer, as shown in Figure 7.5. In addition to this, Figures 7.5 and 7.4 show that the IFM passes both the *start* signal and the *interrupt* signal without delay. This adds up to total time, in clock cycles per calculation, given in Equation 7.2, where *I* is the number of input ports and *O* is the number of output ports on the accelerator interfaced by the IFM. The extra cycle represents the *options* write.

$$T_o = 1 + I + \left\lceil \frac{O}{4} \right\rceil \tag{7.2}$$

7.5.3 For loop IFM

The For loop IFM is connected through the Amber Core through the Wishbone bus with a slave interface. This connection is used to pass four different control arguments from the Amber Core. As with the Slave IFM and as shown in Figure 7.1, the write interaction from the Amber Core uses one clock cycle and writes one word. When these arguments are passed, the for loop execution starts, then there is no need for any further communication with the Amber Core until the *interrupt* signal is sent when the for loop execution is completed.

During the for loop execution, there is some overhead time consumed by the IFM. Figure 7.11 shows that the minimum time between a *ready* signal from the accelerator until a new *start* signal is given, is five.

In addition to this, the For loop IFM reads and writes data to memory in batches of four. Equation 7.3 gives the overhead time, in clock cycles per execution. The variable it is the number of iterations the for loop runs, T_m is memory access time. I is the number of input ports and O is the number of output ports on the accelerator interfaced by the IFM.

$$T_o = 4 + 5it + it * T_m * \left\lceil \frac{I}{4} \right\rceil + it * T_m * \left\lceil \frac{O}{4} \right\rceil$$
 (7.3)

7.6 Area Overhead

The area overhead of the IFMs are related to the number of ports on the accelerator, as they are generated to fit. In other words, the area size of the interface is directly dependent on




Figure 7.11: Waveform showing minimum delay in the For loop IFM

the accelerator it is created to support, and are therefore difficult to predict. In an attempt to solve this I have assumed that there is a linear relation between the number of ports and the size of the interface. Equation 7.4 shows the assumed relation.

$$A_{tot} = K + NI + MO (7.4)$$

In Equation 7.4 K represents a base area for the IFM, I represents the size increase to the IFM of one input port and O represents the size increase to the IFM of one output port. N and M represents the umber of accelerator input and output ports, respectively. The values of K, I and O needs to be calculated for each IFM. In order to do so, the Equations 7.5, 7.6 and 7.7 where set up and solved for K, I and O in Matlab[25].

$$A = K + 4I + 4O (7.5)$$

$$B = K + 4I + 1O (7.6)$$

$$C = K + 1I + 4O (7.7)$$

The solutions are shown in Equations 7.8, 7.9 and 7.10.

$$K = \frac{4B + 4C - 5A}{3} \tag{7.8}$$

$$I = \frac{A - C}{3} \tag{7.9}$$

$$O = \frac{A - B}{3} \tag{7.10}$$

The values of *K*, *I* and *O* can be calculated by synthesising IFMs with the structure of Equations 7.5, 7.6 and 7.7 to obtain values for *A*, *B* and *C*. This was done for all three IFMs, and the resulting constants, usable for area prediction, are shown in Tables 7.1, 7.2 and 7.3.

Table 7.1: Constants for area prediction for the Coprocessor IFM

Constant for size calc	Nr of slice registers	Nr of slice luts
base size	204,00	116,33
size of one input	32,00	-10,33
size of one output	32,00	27,00

Table 7.2: Constants for area prediction for the Slave IFM

Constant for size calc	Nr of slice registers	Nr of slice luts
base size	162,00	87,67
size of one input	32,00	22,33
size of one output	32,00	31,00

These numbers have been calculated by synthesizing modified versions of the IFM modules with XIIinx ISE[20]. They have been modified by removing the accelerator from the module and reclassifying the accelerator interface as an I/O interface. Full tables with the raw data are included in Appendix .3.

Table 7.3: Constants for area prediction for the For loop IFM

Constant for size calc	Nr of slice registers	Nr of slice luts
base size	1043,67	983,33
size of one input	32,00	-4,00
size of one output	32,33	548,67



Using the IFM system

This chapter is meant to function as a user guide for any accelerator designers and programmers interested in working with the IFM system. The chapter is split into three sections. The first one will summarize the different IFM types to help select which one to use for a given accelerator and give a user guide for the tile generation script. The next section is a programmers manual that will explain how to program the controlling Amber core for the different IFMs, at assembly level. The last section of this chapter will define a general interface for an accelerator, explain the requirements for an accelerator to function with the different IFMs, and explain the different communication interactions between an accelerator and the IFMs.

The general attributes of the different IFMs are shown in Table 8.1. However, it is highly recommended to check the detailed descriptions in Chapter 5 before deciding on an IFM type.

IFM module	Coprocessor	Slave	For loop
IO ports supported	15 input	511 input	N\A, theoretically
10 ports supported	16 output	512 output	unlimited
D d h dP	pollable	tile interrupt	tile interrupt
Ready handling	ready indication	signal	signal
Options	32 bits	32 bits	32 bits
Start signal	synchronous	synchronous	one per iteration
	with options write	with options write	controlled by IFM
Programming interface	mrc and mcr	memory mapped	memory mapped
	assembly instructions	memory mapped	memory mapped
Data fetch/store	CPU	CPU	IFM

Table 8.1: Summary of the IFM general attributes

8.1 Tile Generator Usage

The Tile Generator is a Python script that requires four input options to function. The options and their valid values are listed in Table 8.2.

Table 8.2: Options and their input values for the Tile Generator

Option	Description	valid entry
-t	IFM type	one of the following strings: coproc, slave, floop
-m	accelerator module name	string
-i	number of input ports	integer
-o	number of output ports	integer

In order to generate a working accelerated tile, all these options must be set and have the correct values. Note that the script does not check if the input values are valid, or that it has one of each option, so the user must take care to get this right. An example of the correct use of the Tile Generator is given in Listing 8.1.

Listing 8.1: Usage example of the Tile Generator

```
python.exe tileGenerator.py -t floop -m acc_dummy_5_5 -i 5 -o 5
```

The example call creates a tile structure named <code>amber_tile_floopIFM_acc_dummy_5_5</code> with a For loop IFM interfacing the accelerator <code>acc_dummy_5_5</code> with five input and five output ports. Note that the input to the <code>-m</code> option is the accelerator <code>module</code> name, not the name of the verilog file containing the accelerator. The accelerator file should be placed in the <code>/shmac/hardware/units/accelerator/</code> folder, and will need to be included in the SHMAC project separately. See Section 9.2.3 for details on project integration.

8.2 Programmers manual

The programmers manual is a description of how a programmer will work with the different IFMs. I will go in to the different methods to work with the IFMs and detail how they can and should be used through the Amber core. The manual is split in to three parts, each detailing the programming methods and mapping of one IFM.

8.2.1 Programming the Coprocessor IFM

The list below summarizes the attributes relevant to programming of the Coprocessor IFM.

- Uses ARM coprocessor instructions
- Uses the coprocessor 14 tag
- Amber core writes control and data directly
- Passive command passing

- Start signal given to accelerator when writing options register
- Completion handling by setting **poll** register

register	reg nr	ARM instruction
Input 0 to 14	0x0 0xE	mcr
Output 0 to 14	0x0 0xE	mrc
Options	0xF	mcr
poll	0xF	mrc

Table 8.3: Adress list for Coprocessor IFM

The Coprocessor IFM is the most core-near of the IFMs and is controlled by using the coprocessor register transfer instructions, mcr and mrc, found in the ARM ISA[13]. The standard use case is pretty straight forward, but the IFM's passive control nature will allow for some variations. See Section 5.4 for details on the module implementation.

The Coprocessor IFM has very little control on the interactions between the programmer and the accelerator. The programmer can decide to write or read any register at any time, and the corresponding values and signals will be passed on to the accelerator without any check of context. For example, if an input register is written during a calculation, the input port of the accelerator will be updated without any regard to preceding *start* signals or the state of the accelerator's *ready* signal. This means that the IFM does not limit the possibility of several consecutive *start* signals from the programmer or several consecutive *ready* signals from the accelerator.

There is however one feature on the Coprocessor IFM that is reliant on a more traditional way of passing signals, the poll functionality. The IFM has a **poll** register, that can be used to check if the previously initiated calculation has completed. When a *start* signal is given, in other words when the **options** register is written, the value of the **poll** register is set to 0. It will remain 0 until the first following *ready* signal from the accelerator. Any consecutive *ready* signals does not change the value, only a new *start* signal will change the value back to 0. This allows for a traditional use of an accelerator, shown in the example code in listing 8.3.

There are only a few commands a programmer can give the accelerator through the IFM. These commands and the responding actions are listed below.

Write input Writing an input port on the accelerator is done with the mcr instruction, with the corresponding coprocessor register number set.

Write options This is done by using the mcr instruction with the coprocessor register number 15. This action does three things, it sets the options given on the **i_options** port of the accelerator, gives a one cycle high start signal on the **i_start** port of the accelerator, and sets the value of the **poll** register to 0.

Read outputs Reading an accelerator output is done with the mrc instruction with the corresponding coprocessor number set. This will return to the Amber core the value in the corresponding output buffer in the IFM. See section 8.3.1 for details on how the buffers are updated.

Read poll Reading the poll signal is accomplished by using the mrc instruction with the coprocessor register number 15. This returns a value of 1 if there has been a *ready* signal from the accelerator after the previous *start* signal. If there has been a *start* signal and no following *ready* signal, this will return a value of 0.

Listing 8.2: ARM coprocessor register transfer instructions with examples of use

```
mcr p#, opcode, Rs, crn, crm
mrc p#, opcode, Rd, crn, crm

@examples for use with coprocessor IFM
mcr 14, 0, r0, cr1, cr5
mrc 14, 0, r1, cr0, cr5
```

As we see in listing 8.2, the mcr and mrc take several arguments, not all of which is relevant to the Coprocessor IFM. The *opcode* and *crm* arguments are ignored by the IFM, so the value given are irrelevant. The other arguments are described in Table 8.4.

Table 8.4: Arguments used for the mrc/mcr instructions

Argument	Description
p#	Coprocessor nr
Rd	Destination register
Rs	Source register
crn	Coprocessor register nr

Lets look at the first example, line 5 in listing 8.2. This instructions writes the contents of the Amber core's r0 to coprocessor register 1(cr1) in coprocessor 14. The next example, at line 6, reads coprocessor register 0(cr0) in coprocessor 14 to the Amber core's r0. Finally, in listing 8.3, a small program that runs one calculation on an accelerator in the Coprocessor IFM is given.

Listing 8.3: Simple assembly program to run a 2 input 2 output accelerator in the coprocessor IFM

```
mcr 14, 0, r0, cr1, cr5
1
                                   @ write acc_in 0
2
       mcr 14, 0, r1, cr2, cr5
                                   @ write acc_in 1
3
       mcr 14, 0, r2, cr15, cr5
                                    @ write options to start
4
5
       @check if ready
             r0, =0x00000001
     ldr
7
   pollpoint:
8
       mrc 14, 0, r1, cr15, cr5 @ read poll port
9
     cmp r0, r1
10
     bne
           pollpoint
```

The program writes the two input registers and then the **options** register, triggering a start signal to the accelerator. It then waits for the accelerator to give a ready signal by checking the **poll** register of the IFM. When the poll goes high, the program continues on to reading the two output registers from the Coprocessor IFM.

8.2.2 Programming the Slave IFM

The list below summarizes the attributes relevant to programming of the Slave IFM.

- Memory mapped programming interface
- Uses the wishbone bus system through a slave interface
- Amber core writes control and data directly
- Passive command passing
- Start signal given to accelerator when writing options register
- Completion handling by giving an *interrupt* signal to the on tile Interrupt controller

unit	Absolute address [31:0]	Local byte address	Local word address
Slave IFM	0xFFFE 3000	[15:0] 0x3000	[15:2] 0xC00
Input 0 to 511	0xFFFE 3000 0xFFFE 37F8	[11:0] 0x000 0x7F8	[11:2] 0x000 0x1FE
Output 0 to 512	0xFFFE 3800 0xFFFE 3FFC	[11:0] 0x800 0xFFC	[11:2] 0x200 0x3FF
Options	0xFFFE 37FC	[11:0] 0x7FC	[11:2] 0x1FF

Table 8.5: Address mapping for Slave IFM, bit indication given from absolute address

The Slave IFM is a memory mapped IFM connected to the Amber System's 128 bit wishbone bus with a slave bus controller, and is capable of handling four word bus transfers for both reading and writing. Please note that at the time of writing the Amber core does not support more than one word writes. See section 5.5 for details on the module implementation.

The Slave IFM incorporates the same passive level of control as the Coprocessor IFM. The Slave IFM passes signals both ways without context, meaning that the timing of input writes, *start* signals, *ready* signals and output buffer writes is completely in the hands of the programmer and the accelerator designer.

The interrupt feature of the Slave IFM is implemented with a port connected to the Interrupt Controller on the Amber Tile, and is controlled without any interference by the IFM. when a *ready* signal is given by the accelerator, a one cycle *interrupt* signal is given

to the Interrupt Controller. This functionality does not require any preceding *start* signals or register writes.

As with the Coprocessor IFM, the commands that a programmer is able to give to the IFM is limited. These commands and the responding actions are listed below.

Write input Writing an input port on the accelerator is completed by writing a word to the corresponding memory address, given in table 8.5, by the Amber core.

Write options This is done by writing the memory address given in table 8.5. This action does two things, it sets the options given on the **i_options** port of the accelerator and gives a one cycle high start signal on the **i_start** port of the accelerator.

Read outputs Reading an accelerator output is done by reading the memory address in table 8.5. This will return to the Amber core the value in the corresponding output buffer in the IFM. See section 8.3.1 for details on how the buffers are updated.

8.2.3 Programming the For loop IFM

The list below summarizes the attributes relevant to programming of the For loop IFM.

- Memory mapped programming interface
- Runs a self contained for loop execution, able to run in parallel with the Amber Core
- Fetches input data and writes output data to off tile memory with minimal control from the Amber Core
- Uses the wishbone bus system, with both slave and master controllers
- Amber core writes control data only
- Strict command passing, actively controls the accelerator
- Starts loop execution when writing the options register
- Completion handling by giving an *interrupt* signal to the on tile Interrupt controller

unit	Absolute address [31:0]	Local byte address	Local word address
Master IFM	0xFFFE 3000	[15:0] 0x3000	[15:2] 0x000
Options	0xFFFE 3000	[15:0] 0x3000	[11:2] 0x000
Main i	0xFFFE 3004	[15:0] 0x3004	[11:2] 0x001
input address	0xFFFE 3008	[15:0] 0x3008	[11:2] 0x002
Output address	0xFFFE 300C	[15:0] 0x300C	[11:2] 0x003

Table 8.6: Address mapping for For loop IFM

The For loop IFM differs a great deal from the other IFMs. It is a For loop accelerator interface capable of running parallel to the Amber core. This feature creates the necessity

of a stricter handling of control signals, this means that the For loop IFM does not pass instructions between the programmer and accelerator passively. The tile design is modified with a round robin arbiter to share the outgoing memory interface between the IFM and the Amber Core. See Section 5.6 for details on the module implementation.

The For loop IFM is controlled by a Finite State Machine(FSM) that handles the control variables from the programmer, the execution of the for loop and the flow of variables and control signals to the accelerator. This has some major implications for the programming model. First and foremost, the IFM does only accept input control words when in the appropriate state. This is after a *reset* signal, before the first *start* signal or after a loop execution is completed, in other words when a given *start* signal has been answered with an *interrupt* signal from the IFM.

The programming control interface holds some similarities to the other IFMs, but is clearly distinct. It takes four control variables to operate, filling the **options**, **Main_i**, **input_address** and **output_address** control registers. The IFM's Wishbone interface accepts any number of words written, up to and including the bus width of four words. Please note that at the time of writing the Amber core is only capable of writing one 32 bit word on the bus. These are written by addressing the memory according to table 8.6. It is important to remember that writing the **options** control register also initiates the loop execution. Make sure that the other three control registers are written before or at the same time as the **options** register, as the IFM will not accept any new input until the execution is done. All control registers are 32 bit registers, and are described below.

options, tile address 0x3000 This is the options register, passed directly to the accelerator. Writing this control register also initiates the for loop execution, so it should always be written after or at the same time as the other control registers.

Main_i, tile address 0x3004 This is the iterator variable of the for loop. The IFM will iterate for as many cycles as indicated by the value written to this register.

Input_address, tile address 0x3008 This is the memory address of which the IFM will fetch the input data for the accelerator. The IFM assumes that the first input data value, going to the input_0 port of the accelerator on the first iteration of the first loop is at this address, and that the consecutive input data words are in the consecutive addresses. In order to comply with the off tile memory system, this address need to be four word aligned. This means that to avoid errors due to address offset, this address need to comply with the form 0xXXXXX XXX0.

Output_address, tile address 0x300C This is the memory address of which the IFM will write the output data from the accelerator. The IFM will write the first output data word from the first for loop iteration to this address, and the following data words to the consecutive addresses. This value is also subject to the limitations of the off tile memory system, and will need to comply with the form 0xXXXX XXX0.

8.3 Communication between accelerator and IFM

This section gives a quick look at the communication cycles between the different IFMs and a given accelerator. For details on the design and architecture of the accelerator interface required to work with the IFMs, see Chapter 4.

8.3.1 Communication cycles with the Coprocessor and Slave IFMs

General interaction

Figure 8.1 shows the standard communication cycle between the basic IFMs, the Slave and the Coprocessor, and interface of an accelerator with four inputs and one output. The first action that happens is that the $acc_in_$ signals are set by the IFM. When the options array, i_opt , is set, the **i_start** signal is set high for one cycle. Next, the accelerator sets o_rdy high for one cycle. When this happens, the IFMs acc_out buffer is written on the rising edge of the o_rdy signal. The o_rdy signal also triggers the ready handling of the IFM, see section 8.3.1 for details.

Special cases and differences between the Coprocessor and Slave IFMs

The basic IFMs does not actively limit the interactions between the controlling Amber system, in other words the programmer, and the accelerator. Any interaction initiated by either the Amber system or the accelerator are treated separately by the IFM. I will now elaborate on what this means for the accelerator communication cycles.

Figure 8.2 shows that the *options* signal, with the synchronously set **i_start** signal, can change several times before the accelerator gives the o_rdy . With the basic IFMs these interactions are solely controlled by the parent system, and must be carefully timed by the programmer and accelerator designer. Note that the IFM responds normally to the high state of the o_rdy signal, by setting the acc_out buffer on the following rising clock edge.

Similar to the IFM's handling of several option writes, the IFM responds to every ready signal, indicated by *o_rdy*, regardless of preceding start signal, as shown in figure 8.3.

So far in this section the two basic IFMs have been equal in their interface to the accelerator. Now we shall look at the differences. Figure 8.4 shows four modules. From the top we have **Accelerator 1**, who is connected to the module **IFM_coproc**, a coprocessor IFM. **Accelerator 2** is interacting with the **IFM_slave** module. Note that there is no connection between the IFMs or the accelerators, they are shown in the same figure purely for comparison purposes.

When the *acc_start* signal of **Accelerator 1** goes high, an internal signal in **IFM_coproc**, called *acc_poll* goes low. This is a register than can be polled by the parent system to check if a calculation is completed. When the next high ready signal is set, this register is set high. The *acc_poll* register can only be set low by a new start signal, and will not be changed by any consecutive ready signals from the accelerator. The writing of the **IFM_coproc**'s *acc_out* buffer register is not affected by this, and will update as previously described.

The lower half of figure 8.4 shows the response of the **IFM_slave** module to the o_rdy




Figure 8.1: A IO cycle between an accelerator and the Slave IFM during one complete calculation




Figure 8.2: Several options writes unrelated to the responding ready signal from the accelerator




Figure 8.3: Several ready signals from the accelerator triggers writing of the IFM buffers




Figure 8.4: A waveform showing the differences between the response to a ready signal from the Coprocessor and the Slave IFMs

signal of **Accelerator 2**. The Slave IFM has a port named **o_rdy**, that is connected to the interrupt controller in the Amber Tile(3.2). Figure 8.4 shows how the *o_rdy* triggers an interrupt signal from the **IFM_slave** module, in addition to the *acc_out* buffer write. This signal resets after one clock cycle, and will therefore be set on any consecutive ready signals.

8.3.2 Communication cycles with the For loop IFM

The For loop IFM differs from the Coprocessor IFM and the Slave IFM in the way it communicates with the accelerator. The operation of the for loop structure and the unpredictable interaction with the memory through the wishbone bus sets some extra demands and constraints on the accelerator interface. Figure 8.5 shows the interface timing of accelerator execution by the For Loop IFM. The accelerator used for this simulation is a two input, two output accelerator.

The cycle starts with a one cycle start signal on the accelerators *i_start* signal. The input signals, *acc_in_n*, is held from the rising flank of the start signal until the next start signal. The For loop IFM then waits for the accelerators *o_rdy* signal to go high for one cycle. It is important to note here that the *acc_out_m* is not read on the falling flank of the ready signal. Due to the unpredictable nature of the Wishbone communications, the IFM might stall at this point for a number of cycles. It is therefore important that the accelerator holds the values on the output ports until the next start signal, to avoid loss of data.

It is important to note that there are no special cases for the accelerator interface of the For loop IFM. The communication timing is strict. Failure to comply with the timing can result in loss of data and a situation where the IFM stalls in an infinite loop.




Figure 8.5: Accelerator interactions with the For loop IFM



Discussion and Future work

9.1 Discussion

9.1.1 General Accelerator Interface

When defining a generalisation, it is almost impossible to create something that works perfectly for every conceivable application of that generalisation. This is also true for the General Accelerator Interface proposed in Chapter 4. The interface is designed to work with as many different accelerators as possible. One effect of this is that there are several accelerators for which this interface is not optimal. One example of this is the fact that the interface is clocked, which for an asynchronous accelerator is unnecessary, and therefore an unused port. The interface, as well as the IFMs, does however support asynchronous accelerators, remaining useful for this type of accelerator.

Another feature of the interface that might not be optimal is the 32 bit **options** port. Many accelerators do not require any options, and others require only a few. On the other hand, this feature enables accelerators to expand its functionality greatly, and is a requirement for many accelerators.

With the previous points in consideration, the General Accelerator Interface remains a highly functional and versatile interface. All accelerators mentioned in Section 4.1 and in [19] can easily be fitted in to this interface, with only small modifications and excess area.

9.1.2 IFM Design

The IFM modules were designed first with functionality in mind, and then optimized. They need to function with accelerators of unknown size, which made the functionality very important. There are no known issues with the Coprocessor or Slave IFM that are unoptimized. However, the For loop IFM has some known issues making it ineffective in some areas.

The Wishbone Master Buffer(WMB) is designed to handle memory reads and writes in four word transmissions for any number of accelerator ports. Furthermore, the nature of a for loop and the FSM requires that the WMB is able to present and store data to and from the accelerator at specific times in the execution process to ensure data validity. In order to ensure this functionality in the amount of time available for design, the WMB has been designed in a safe but slow way. The read and write tasks are not handled separately, and the buffer to FIFO process is not optimized. This, in combination with the FSMs flow, is the main reason for the five cycle overhead time found in Section 7.5.3. Suggestions for improvements can be found in Section 9.2.1.

9.1.3 IFM verification

The verification of the IFMs have been completed with the methods mentioned in Section 7.1. The Coprocessor IFM has been verified by simulating in the Amber Test Framework(ATF), and the Slave and For loop IFMs have been verified with a testbench and a module simulating the behaviour of an Amber Core as recorded with the ATF. While the Coprocessor IFMs verification is clearly safer, with fewer sources for error, than the Slave and For loop IFM, both verification methods suffer from the fact that they are simulations. The functionality of the IFMs are not completely verified before they are tested in the SHMAC FPGA platform, but the SHMAC project is not at a level where it can offer this yet.

This means that I can not say that there will not be any issues with the design and functionality when the generated tiles and the IFMs are implemented in to the SHMAC architecture, but I am confident that the basic functionality has been verified to the extent possible with the available resources.

9.1.4 IFM Overhead

Time

In Section 7.5 the time used as overhead with the use of the different IFMs is given in Equations 7.1, 7.2 and 7.3. It is however important to take in to consideration the level of parallelism offered by the different IFMs when discussing time overhead.

The Coprocessor IFM offers practically no parallelism in the conventional use case due to its use of the poll method for completion notification 5.3. This means that the Coprocessor IFM needs to continuously check if the accelerator is finished, which takes up the entire potential of the Amber Core.

The Slave IFM offers a higher level off parallelism than the Coprocessor due to its use of the interrupt method for completion notification. This means that as soon as the Amber Core has started the calculation it can complete other tasks as the IFM will notify with an *interrupt* signal when the accelerator completes its calculation. It does however still require that the Amber Core reads output and writes input data, which takes the amount of

time stated in Equation 7.2.

The For loop IFM, which is very independent and uses the interrupt method, offers the greatest level of parallelism. When the Amber Core has passed the four arguments required to start the calculation, all data passing is done by the IFM. This means that the Amber Core can execute any other task while the For loop executes. It is however important to take in to consideration that while the For loop IFM runs, the off tile memory interface is shared. This will impact the execution time of the Amber Core, especially if the accelerator interfaced by the IFM has a short execution time.

Area

The calculations we have for area overhead in Section 7.6 are compromised in several ways. We are interested in the size of the IFM, not the accelerator. However, in HDL synthesis it is non trivial to separate these without compromising the area overhead data. It is necessary to construct the test module in such a way that no important overhead is removed by optimization and the accelerator is as small as possible, or possible to subtract from the design after the fact. The only solution found giving reasonable data was to reclassify the internal accelerator interface as an I/O interface on the IFM module. This does create extra overhead related to I/O logic, but it was the best option available.

Area calculations are split into two mayor parts for FPGAs, *number of registers* and *number of LUTs*. The calculations in Section 7.6 show that for number of registers there are a clear linear relationship between number of ports of the implemented accelerator and the number of registers. Every 32 bit port adds 32 registers, in addition to a constant base size for each IFM. With the LUT calculations the relationship is not as clear. For example, the size of a Coprocessor IFM, in LUTs, are diminishing with every extra input port, according to Table 7.1. This is clearly wrong, and shows that the relationship between the number of accelerator ports and the number of LUTs are not strictly linear. However, comparisons made with these numbers and synthesis results from other Coprocessor IFMs show that the factors give a usable approximation for IFMs with small numbers of accelerator ports.

The results of area predictions are, as mentioned, compromised. The numbers can be used for rough area predictions, with more precise results for registers than LUTs, but the best way to get a solid number is to implement an accelerator with the TileGenerator, synthesize the tile and get overhead data for the entire tile. This will give the Xilinx synthesizer full use of it's optimizations and give the most precise results.

Energy

One of the major focus area of the SHMAC project is energy efficiency. Unfortunately the current state of the SHMAC project[12] does not include an easy way to measure and calculate energy usage at module level and due to time constraints I have not been able to circumvent this. However, one can say in general terms that the use of overhead energy is closely related to overhead in time and area. In other words, a short overhead time and a small overhead area translates to less overhead energy.

9.1.5 TileGenerator

The TileGenerator is able to generate synthezisable tiles from four arguments, creating a new tile structure interfacing a given accelerator. The functionality of the script is tested and verified and the generated modules are used in the tests performed in order to verify the designed IFM modules, described in Chapter 7.

However, the script has some minor issues, some of which are described as targets for further development in Section 9.2.2. In addition to this there is the known issue of checking and recognising erroneous arguments. The script does not do this at this point and requires the user to only input the correct number of valid arguments to function properly.

9.2 Future Work

In this project, there are several features and optimizations that have been left out due to time constraints. This section describes the most prominent unoptimized issues and the most important expansions that are possible to make in future work.

9.2.1 Improving the IFMs

The IFMs as they stand today offer proven functionality, but there are possible improvements and optimizations known today. In order to change the generated IFMs, the template files in /shmac/hardware/tileGenerator/templates/ will need to be changed. I recommend generating an IFM, modifying it in Xilinx ISE, and update the template files with verified modifications only.

Expanding poll and interrupt functionality The IFMs today are equipped with one type of completion notification method each. The Coprocessor IFM uses the poll method and the Slave and For loop IFMs use the interrupt method. It is however viable to expand on this and implement both for all IFMs. I suggest to combine it with the suggestion in Section 9.2.2 to give the script an option to choose between the two methods.

Expanding the address space of the Coprocessor IFM In Section 5.4 it is explained that the Coprocessor IFM uses the four bit *crn* signal to address the internal registers, allowing 16 addresses in total. There are however several unused signals in this interface, including *crm*. If this signal was added to the addressing method, the total number of addresses would be 256.

Optimizing the For loop IFM The For loop IFM is a complex and independent IFM, but at the moment it is slow. Most of the five cycles(Section 7.5.3) spent in overhead between an accelerator's computations are spent waiting for the Wishbone Master Buffer(WMB). I would suggest focusing optimizing efforts on this module. Examples of improvements would be to separate the read and write functionality into two separate modules, and to try to increase the combinatorial fraction of the control logic in this module. In addition, the size of the FIFO queues in this module is

generated after the "at least big enough" philosophy, and would benefit from a more optimized calculation of size based on the number of accelerator ports.

9.2.2 Expanding the TileGenerator script

The Tile Generator as it stands today supplies a basic IFM tile generation functionality. However, there are a lot that can be added in functionality. A list of suggested expansions is listed below.

- **Improving structure** the script would definitely benefit from some work with the structure. Placing often used code in to functions and making the script easier to understand and read would help any future developers intent on expanding and improving the TileGenerator
- **Option for poll/interrupt** can be implemented to give the accelerator designer the option between a poll or an interrupt(or both) completion notification from the IFM, given the suggestion for future work in Section 9.2.1
- **Several accelerators per tile** it could be preferable to have several accelerators per tile, and the script could be expanded to include such possibilities
- **Option for the** *Options* **port** can be implemented as a way of optimizing area for accelerators that does not require an options input. This does however require extensive modification of the IFM templates, and will require large amounts of work.
- **Any new feature** the script is an easy to use and easy to modify Python script, and could easily be adapted to include any future customization wanted in the tile architecture, whether related to accelerator development or not, the TileGenerator is an efficient way of adapting tiles.

9.2.3 System integration of generated tiles

The TileGenerator as it stands today creates a modified tile compatible with the SHMAC platform, but it does not integrate it for compilation and synthesis. In order to do this, a few files in the *shmac* repository needs to be changed, listed below.

- /shmac/hardware/scripts/toplevel.py needs to be updated with a *def* section for the new tile
- /shmac/hardware/scripts/create.py has to be updated with a letter assignment for the new tile, for use with the /shmac/hardware/shmac/setup.txt file
- /shmac/hardware/shmac.prj all generated files will need to be added in this file



Conclusion

The main goal of this thesis has been to design and implement a general and efficient method for interfacing a wide variety of accelerators. I have created a system that can offer three different Interface Modules(IFM) for programming and interfacing a given accelerator. Furthermore I have created a scripted system for generating a modified Amber Tile that implements the given IFM and is compatible with the SHMAC platform.

In order to create a general technique for accelerator integration in the form of IFMs a General Accelerator Interface has been defined. This interface is modelled on several known accelerator traits from both literature and accelerators currently being developed for the SHMAC platform and provides a minimal interface that can be used by a wide variety of accelerators.

The IFMs have been designed to provide several levels of integration and control of an accelerator by the Amber Core structure. Ranging from the minimal structural changes and high control demands of the Coprocessor IFM to the highly independent but structurally large For loop IFM, the proposed IFMs are able to meet the requirements and demands of a wide range of diverse applications.

The Tile Generator Python script wraps the IFMs and the complexity of the different architectures into an easy to use system. This system offers a user the possibility, with a minimum of effort and design time, to generate an accelerated Amber Tile. This accelerated Amber Tile implements a given accelerator with the chosen IFM, ready for integration into the SHMAC platform.

The General Accelerator Interface and the IFMs, together with the Tile Generator provides a simple and functional method for interfacing and programming a wide variety of accelerators without too much of the compromise to efficiency normally associated with heavily generalized interface solutions.

Bibliography

- [1] G. E. Moore, "Cramming more components onto integrated circuits," *Electronics 38*, 8, April 1965.
- [2] J. L. Hennesy and D. A. Patterson, *Computer Architecture, A Quantative Approach, Fifth Edition*. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2012.
- [3] M. B. Taylor, "Is dark silicon useful?," DAC, 2012.
- [4] R. H. D. et al., "Design of ion-implanted mosfet's with very small physical dimensions," *Solid State Circuits, IEEE journal of 9.5*, 1974.
- [5] H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling," *Proceedings of the 38th annual international symposium on Computer Architecture*, 2011.
- [6] Y. Zhang, L. Peng, X. Fu, and Y. Hu, "Lighting the dark silicon by exploiting heterogeneity on future processors," *DAC*, 2013.
- [7] W. Wolf, Computers as components, priciples of embedded computing system design. Elsevier Inc, 2008.
- [8] G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor, "Conservation cores: Reducing the energy of mature computations," ASPLOS, 2010.
- [9] V. Govindaraju, C.-H. Ho, and K. Sankaralingam, "Dynamically specialized datapaths for energy efficient computing," *HPCA*, 2011.
- [10] P. M. S. jr, V. Chadha, O. Tickoo, S. Zhang, R. Illikkal, R. Iyer, and D. Newell, "Hippai: High performance portable accelerator interface," *High Performance Computing (HiPC)*, 2009 International Convention on, 2009.
- [11] L. T. Rusten and G. I. Sortland, "Implementing a heterogeneous multi-core prototype in an fpga," Master's thesis, Norwegian University of Science and Technology, 2012.

- [12] EECS, "Single-isa heterogeneous many-core computer project plan," 2014.
- [13] "Arm7di data sheet." http://infocenter.arm.com/help/index.jsp? topic=/com.arm.doc.ddi0027d/index.html, December 1994.
- [14] "Opencores, amber core datasheet." http://opencores.org/websvn, filedetails?repname=amber&path=%2Famber%2Ftrunk%2Fdoc% 2Famber-core.pdf, February 2014.
- [15] "Opencores." http://opencores.org/, February 2014.
- [16] OpenCores, Wishbone System-on-Chip(SoC) INterconnection Architecture for Portabe IP Cores. OpenCores, 2010.
- [17] "Combining wishbone interfrace signals, application note." http://opencores.org/opencores, wishbone, April 2001.
- [18] B. Reagen, Y. S. Shao, G.-Y. Wei, and D. Brooks, "Quantifying acceleration: Power/performance trade-offs of application kernels in hardware," *ISLPED*, 2013.
- [19] M. L. Teilgrd and N. Sunniva Nergaard Berg. IET, "Evaluation of basic block accelerators for use on the shmac platform," 2013.
- [20] "Xilinx ise." http://www.xilinx.com/products/design-tools/ise-design-suite/, June 2014.
- [21] "Opencores, amber project user guide." http://opencores.org/websvn, filedetails?repname=amber&path=%2Famber%2Ftrunk%2Fdoc% 2Famber-user-guide.pdf, May 2013.
- [22] A. L. Indegrd, "Configurable floating-point unit for the shmac platform," Master's thesis, Norwegian Univerity of Science and Technology, 2014.
- [23] N. Einar Johan Tran Smen. IDI, "A cellular automata accellerator for shmac," 2014.
- [24] S. N. Berg, "Implementation of epileptic seizure prediction algorithm on the shmac platform," Master's thesis, Norwegian University of Science and Technology, 2014.
- [25] MathWorks, "Solve, matlab." "http://www.mathworks.se/help/symbolic/solve.html", June 2014.

.1 Appendix A: verification files

Listing 1: acc_coproc.S: Assembly file verifying the functionality of a 4 input 1 output coprocessor IFM

```
#include "amber_registers.h"
 1
 2
 3
      . section . text
 4
     . globl main
 5
    main:
            @ -
 6
 7
            @ Straight forward test of ADD
 8
            @ ADD 93, 0.07
9
            @ _
                     r0, =0x000000004 @ acc_in 0
10
            ldr
                     r1, =0x00000008 @ acc_in 1
11
12
            ldr
                     r2, =0x00000010 @ acc_in 2
13
                     r3, =0x00000020 @ acc_in 3
14
        ldr
                r4, =0x00000004 @ options
15
      mcr 14, 0, r0, cr1, cr5
                                  @ write acc_in 0
16
      mcr 14, 0, r1, cr2, cr5
                                  @ write acc_in 1
17
      mcr 14, 0, r2, cr3, cr5
18
                                  @ write acc_in 2
19
      mcr 14, 0, r3, cr4, cr5
                                  @ write acc_in 3
20
      mcr 14, 0, r4, cr0, cr5
                                @ write options
21
22
23
        @ check for ready
24
25
              r0, =0x00000001
      ldr
26
    pollpoint:
27
        mrc 14, 0, r1, cr0, cr5 @ read poll port
28
      cmp r0, r1
29
      bne
            pollpoint
30
31
      1 dr r0, =0 x 0 0 0 0 0 3 C
32
      mcr 14, 0, r1, cr1, cr5
                                   @read results port
33
34
            @ Check that the output is correct
35
                     r0, r1
36
            bne
                     testfail
37
38
        @passed
39
        b testpass
40
41
42
43
44
45
    testfail:
46
                     r11, AdrTestStatus
47
                     r10, [r11]
            s t r
48
                     testfail
49
50
    testpass:
51
                     r11, AdrTestStatus
52
            mov
                     r10, #17
```

```
53
                       r10, [r11]
             s t r
54
             h
                       testpass
55
56
57
58
    /* Write 17 to this address to generate a Test Passed message */
59
    AdrTestStatus:
                                     . word ADR_AMBER_TEST_STATUS
                                     . \, word \, \, \, 0\,x\,0\,0\,1\,fffc\,0
60
    AdrTestBase :
61
    /* sum of numbers 0 to 2047 inclusive */
62
    MagicNumber1024 :
                                 . word 523776
63
                                    . word 2096128
64
    MagicNumber2048
65
66
    /*
          */
67
    /*
          */
```

Listing 2: acc_wb.S: Assembly file used to record the Amber Cores wishbone timing

```
1
2
3
   #include "amber_registers.h"
4
5
     .section .text
6
     . globl main
7
   main:
8
               r0, =0x00000004 @ acc_in 0
9
                   r1, =0x00000008 @ acc_in 1
            ldr
10
            1dr
                   r2, =0x00000010 @ acc_in 2
            ldr
11
                   r3, =0x00000020 @ acc_in 3
12
       ldr
               r4, =0x00000004 @ options
13
14
       ldr
             r5, =0xfffe0001 @adr in 0
15
       ldr
             r6, =0xfffe0002 @adr in 0
16
       ldr
             r7, =0xfffe0003 @adr in 0
17
       1 d r
             r8, =0xfffe0004 @adr in 0
18
       ldr
             r9, =0xfffe0000 @adr options
19
20
             r0, r5, #0
        s t r
21
        str
             r1, r6, #0
22
        str
             r2 , r7 , \#0
23
        str
             r3, r8, #0
24
        str
             r4, r9, #0
25
               r0, =0x000000000 @ acc_in 0
26
27
            ldr
                   r1, =0x00000000 @ acc_in 1
28
            1 d r
                   r2, =0x000000000 @ acc_in 2
29
                   r3, =0x000000000 @ acc_in 3
30
       ldr
               r4, =0x00000000 @ options
31
32
       l d r
             r0, r5, #0
33
       l d r
             r1, r6, #0
34
       ldr
             r2, r7, #0
35
       ldr
             r3, r8, #0
```

```
36
        ldr r4, r9, #0
37
38
            b
                     testpass
39
40
    testfail:
41
                     r11, AdrTestStatus
             1 d r
42
                     r10, [r11]
             str
43
             b
                      testfail
44
45
    testpass:
                     r11, AdrTestStatus
46
             1 d r
47
                     r10, #17
            mov
                     r10, [r11]
48
             str
49
             b
                      testpass
50
51
52
    /* Write 17 to this address to generate a Test Passed message */
    AdrTestStatus:
                     . word ADR_AMBER_TEST_STATUS
53
54
    AdrHiBootBase:
                     . word ADR_HIBOOT_BASE
55
56
    Data1:
                            0x3
                      . word
57
                             0x4
                      . word
58
                      . word
                             0x5
59
                             0x6
                      . word
60
                      . word 0x7
61
    Data2:
                      . word 0x44332211
62
    Data3:
                      . word 0x12345678
63
64
    /*
          */
65
    /*
          */
```

Listing 3: genSysTB.v

```
'timescale 1ns / 1ps
1
2
   3
4
   // Company:
5
   // Engineer:
   //
                  15:09:07 05/16/2014
7
   // Create Date:
8
   // Design Name:
9
                  D:/AmberWrapper/genSysTB.v
   // Module Name:
10
  // Project Name: AmberWrapper
11
  // Target Device:
12
  // Tool versions:
13
   // Description:
14
   // Verilog Test Fixture created by ISE for module:
15
      amber_system_floop_acc_dummy_4_4
16
   //
   // Dependencies:
17
18
  11
```

```
19
   // Revision:
20
   // Revision 0.01 - File Created
21
   // Additional Comments:
22
    23
    'define CYC 16.667 //ca 60 MHZ
24
25
    'define MEMSIZE 8
26
    module genSysTB;
27
      // Inputs
28
29
      reg i_clk;
30
      reg i_rst;
31
      reg i_irq;
32
      reg i_system_rdy;
33
      reg [127:0] i_wb_dat;
34
      reg i_wb_ack;
35
      reg i_wb_err;
36
37
      // Outputs
      wire [31:0] o_wb_adr;
38
39
      wire [15:0] o_wb_sel;
40
      wire o_wb_we;
41
      wire [127:0] o_wb_dat;
42
      wire o_wb_cyc;
43
      wire o_wb_stb;
44
      wire o_ld_excl;
45
46
      reg [127:0] wbMem[0: 'MEMSIZE-1];
47
      reg [127:0] wbRec[0: 'MEMSIZE-1];
      'include "wbMemTB.v"
48
49
      integer i;
50
51
      // Instantiate the Unit Under Test (UUT)
52
      amber_system_floop_acc_dummy_6_6 uut (
53
        . i_clk(i_clk),
54
        . i_rst(i_rst),
55
        . i _ irq ( i _ irq ) ,
56
        .i_system_rdy(i_system_rdy),
57
        .o_wb_adr(o_wb_adr),
58
        .o_wb_sel(o_wb_sel),
59
        .o_{wb}we(o_{wb}we),
60
        .i_wb_dat(i_wb_dat),
61
        .o_wb_dat(o_wb_dat),
62
        .o_wb_cyc(o_wb_cyc),
63
        .o_{w}b_{stb}(o_{w}b_{stb}),
64
        .i_wb_ack(i_wb_ack),
65
        .i_wb_err(i_wb_err),
66
        .o_1d_excl(o_1d_excl)
67
      );
68
      always
69
      begin
70
        //#16.667 clk = ^{\circ} clk;
71
        \#(0.5*\text{ 'CYC})\ i_c lk = \ \ i_c lk;
72
73
74
      //wb slave response
```

```
75
        always @(posedge o_wb_stb)begin
76
          \#(0.5*\text{ 'CYC});
77
          if (!o_wb_we)
78
          begin
79
            if(o_wb_adr[7:4] < MEMSIZE && !(o_wb_adr[31:28] == 2))
 80
            begin
 81
              i_wb_dat = wbMem[o_wb_adr[7:4]];
 82
              \#(0.6* \text{ 'CYC}) i_wb_ack = 1;
 83
 84
            else if (o_wb_adr == 32'h20000000)
 85
            begin
              i_wb_dat = 128'h2; //slave(1) / master(2) select
 86
 87
              \#(0.6* \text{ 'CYC}) i_w b_a ck = 1;
 88
            end
89
            else
 90
            begin
 91
              i_w b_d at = 128'h0;
 92
              \#(0.6* \text{ 'CYC}) i_wb_ack = 1;
 93
            end
 94
          end
95
          else
 96
          begin
97
            if(o_wb_adr[7:4] < MEMSIZE)
98
              wbRec[o_wb_adr[7:4]] = o_wb_dat;
99
            \#(0.6* CYC) i_wb_ack = 1;
100
          end
101
        end
102
        always @(negedge o_wb_stb)begin
103
          i_wb_ack = 0;
104
        end
105
106
        initial begin
107
          // Initialize Inputs
108
          i_c1k = 1;
109
          i_rst = 1;
110
          i_i q = 0;
          i_system_rdy = 0;
111
112
          i_wb_dat = 0;
113
          i_wb_ack = 0;
114
          i_wb_err = 0;
115
          // Wait 100 ns for global reset to finish
116
117
          \#(2* `CYC) i_r st = 0;
118
119
120
       end
121
122
     endmodule
```

Listing 4: wbMemTB.v

```
7
 wbMem[4] = 128'h00000014000000130000001200000011;
 wbMem[5] = 128'h00000018000000170000001600000015;
 wbMem[6] = 128'h0000001c0000001b0000001a00000019;
10
11
 wbMem[7] = 128'h00000020000001f0000001e0000001d;
12
 13
 14
15
 16
17
 18
19
 20
21
 end
```

Listing 5: a25_core_dummy.v

```
1
    'define ACCADR 32'hfffe3000
    'define INITADR 32'h20000000
2
3
    'define MEMADR 32'h00000000
    'define FLOPTADR 32'hfffe3000
4
5
    'define FLMAADR 32'hfffe3004
6
    'define FLINADR 32'hfffe3008
7
    'define FLOUTADR 32'hfffe300C
8
    'define SLOPTADR 32'hfffe37fc
9
10
    'define SLINADR 32'hfffe3000
11
    'define SLOUTADR 32'hfffe3800
12
   'define SLPOLLADR 32'hfffe3ffc
13
14
15
16
    'define FLOPT1 32'h00000002
    'define FLMA1
17
                      32'h00000002
18
    'define FLIN1
                      32'h80000000
   'define FLOUT1 32'h90000000
19
20
   'define FLALL
21
                    128'h9000004080000040000000100000002
22
    'define SLOPT 32'h00000004
23
24
    'define SLIN1
                  32'hbabebabe
25
    'define SLIN2 32'hcafecafe
26
    'define SLIN3 32'hdadedade
27
    'define SLIN4 32'hcafebabe
28
    'define SLIN5 32'h00001005
29
    'define SLIN6 32'h00001006
30
    'define SLIN7 32'h00001007
31
   'define SLIN8 32'h00001008
32
33
    'define IRQ
                  128'h00000020000000200000002000000020
34
   module a25_core_dummy
35
36
    input
                    i_clk,
37
38
     input
                    i_rst,
39
```

```
40
     input
                     i_irq, // Interrupt request, active high
41
     input
                      i_firq, // Fast Interrupt request, active high
42
43
     input
                     i_system_rdy, // Amber is stalled when this is low
44
45
    // Wishbone Master I/F
46
     output reg [31:0] o_wb_adr,
47
     output reg[15:0] o_wb_sel,
48
     output reg
                        o_wb_we,
49
     input [127:0] i_wb_dat,
50
     output reg[127:0] o_wb_dat,
51
     output reg
                        o_wb_cyc,
52
     output reg
                        o_wb_stb,
53
                     i_wb_ack,
     input
54
     input
                     i_wb_err,
55
56
    // interface for exclusive op
57
    output
                    o_ld_excl
58
    );
59
60
61
    reg [31:0] state;
62
63
64
    // statelist
65
      localparam START = 32'h0,
              TSEL = 32'h1,
66
              M1 = 32'h2,
67
              M2 = 32'h3,
68
              M3 = 32'h4,
69
70
              M4 = 32'h5,
              M5 = 32'h6,
71
              M6 = 32'h7,
72
73
              IRQSET = 32'h2000,
74
              S1 = 32'h1001,
75
              S2 = 32'h1002,
76
              S3 = 32'h1003,
77
              S4 = 32'h1004,
78
              S5 = 32'h1005,
79
              S6 = 32'h1006,
80
81
              S7 = 32'h1007.
              S8 = 32'h1008,
82
83
              S9 = 32'h1009,
              Sa = 32'h100a;
84
85
86
87
    always @(posedge i_clk)
88
89
    begin
90
      if(i_rst)
91
      begin
92
        state = START;
93
        o_wb_adr \ll 'h0;
        o_wb_sel \ll h0;
94
95
        o_wb_we \ll 'h0;
96
        o_wb_cyc \ll h0;
```

```
97
         o_wb_stb \ll 'h0;
98
         o_wb_dat <= 'h0;
99
       end
100
       else
101
       begin
102
         case (state)
103
           START:
104
            begin
105
              o_wb_adr <= 32'hfffe2008;
106
              o_wb_sel <= 16'h0f00;
107
              o_wb_we \ll 1;
              o_wb_cyc \ll 1;
108
109
              o_wb_stb <= 1;
              o_wb_dat \ll "IRQ;
110
111
              state = IRQSET;
112
113
            end
114
            IRQSET:
115
            begin
116
              if (i_wb_ack)
117
              begin
                o_wb_adr <= 'INITADR;
118
                o_wb_sel <= 16'h000f;
119
120
                o_wb_we \ll 0;
                o_wb_cyc \ll 1;
121
                o_wb_stb <= 1;
122
123
                state = TSEL;
124
125
              end
126
            end
127
           TSEL:
128
            begin
129
              if (i_wb_ack)
130
              begin
131
                if(i_wb_dat[1])
132
                begin
133
                   o_wb_adr <= \text{`FLMAADR};
134
                   o_wb_sel <= 16'h00f0;
135
                  o_wb_we \ll 1;
                   o_wb_cyc \ll 1;
136
                   o_wb_stb \ll 1;
137
                   o_wb_dat \le { (FLMA1, `FLMA1, `FLMA1, `FLMA1); }
138
139
                   state = M1;
140
                end
                else if (i_wb_dat[3:0] == 4'h1)
141
142
                begin
                   o_wb_adr \le "SLINADR + "h0";
143
                   o_wb_sel <= 'h000f;
144
145
                  o_wb_we \ll 'h1;
146
                  o_wb_cyc \ll 'h1;
                   o_wb_stb  <= 'h1;
147
                   o_wb_dat <= {'SLIN1, 'SLIN1, 'SLIN1, 'SLIN1};
148
149
                   state = S1;
150
                end
151
                else
152
                begin
153
                  o_wb_adr \ll h0;
```

```
154
                    o_{-}wb_{-}sel <= 'h0;
155
                   o_wb_we \ll 'h0;
156
                    o\_wb\_cyc <= \ \ 'h0\,;
157
                    o_wb_stb \ll 'h0;
                    state = START;
158
159
                 end
160
               end
161
             end
162
            M1:
163
             begin
164
               if(i_wb_ack)
165
               begin
166
                 o_wb_adr <=  'FLINADR;
                 o_wb_sel <= 16'h0f00;
167
168
                 o_wb_we \ll 1;
                 o_wb_cyc \ll 1;
169
                 o_wb_stb \ll 1;
170
                 o_wb_dat <= {'FLIN1, 'FLIN1, 'FLIN1, 'FLIN1};
171
172
                 state = M2;
173
               end
174
             end
175
            M2:
176
             begin
177
               if (i_wb_ack)
178
               begin
179
                 o_wb_adr <= FLOUTADR;
180
                 o_wb_sel <= 16'hf000;
181
                 o_wb_we \ll 1;
                 o_wb_cyc \ll 1;
182
                 o_wb_stb <= 1;
183
                 o_wb_dat \le { (FLOUT1, FLOUT1, FLOUT1, FLOUT1); }
184
185
                 state = M3;
186
               end
187
             end
188
            M3:
189
             begin
190
               if (i_wb_ack)
191
               begin
                 o_wb_adr <= 'FLOPTADR';
192
193
                 o_wb_sel <= 16'h000f;
194
                 o_wb_we \ll 1;
                 o_wb_cyc <= 1;
o_wb_stb <= 1;
195
196
                 o_wb_dat <= { 'FLOPT1, 'FLOPT1, 'FLOPT1, 'FLOPT1};</pre>
197
198
                 state = M4;
199
               end
200
             end
201
            M4:
202
             begin
203
               if (i_wb_ack)
204
               begin
205
                 o_wb_adr \ll 0;
206
                 o_wb_sel \ll 0;
207
                 o_wb_we \ll 0;
                 o_w b_c y c <= 0;
o_w b_s t b <= 0;
208
209
210
                 o_wb_dat \ll 0;
```

```
211
               end
212
213
               if(i_irq)
214
               begin // Set all at once
                 o_wb_adr <= FLOPTADR;
215
216
                 o_wb_sel \ll 16'hffff;
217
                 o_wb_we \ll 1;
218
                 o_wb_cyc \ll 1;
                 o_wb_stb <= 1;
219
                 o_wb_dat <= 'FLALL;
220
221
                 state = M5;
222
               end
223
224
            end
225
            M5:
226
            begin
227
               if (i_wb_ack)
228
               begin
229
                 o_wb_adr \le 0;
230
                 o_wb_sel \ll 0;
231
                 o_wb_we \ll 0;
                 o_wb_cyc <= 0;
o_wb_stb <= 0;
232
233
234
                 o_wb_dat \ll 0;
235
               end
236
               if (i_irq)
237
                 state = M6;
238
            end
239
            S1:
240
            begin
241
               if(i_wb_ack)
242
               begin
                 o_wb_adr \le `SLINADR + `h4;
243
244
                 o_wb_se1 <= 16'h00f0;
245
                 o_wb_we \ll 1;
                 o_wb_cyc <= 1;
o_wb_stb <= 1;
246
247
248
                 o_wb_dat <= { 'SLIN2, 'SLIN2, 'SLIN2, 'SLIN2};
249
                 state = S2;
250
               end
251
            end
252
            S2:
253
            begin
254
               if (i_wb_ack)
255
               begin
                 o_wb_adr \ll \text{SLINADR} + h8;
256
257
                 o_wb_sel <= 16'h0f00;
258
                 o_wb_we \ll 1;
                 o_wb_cyc <= 1;
o_wb_stb <= 1;
259
260
                 o_wb_dat <= { 'SLIN3, 'SLIN3, 'SLIN3, 'SLIN3};
261
262
                 state = S3;
263
               end
264
            end
265
266
            begin
267
               if (i_wb_ack)
```

```
268
              begin
269
                 o_wb_adr <= 'SLINADR + 'hC;
270
                 o_wb_sel <= 16'hf000;
271
                 o_wb_we \ll 1;
                 o_wb_cyc \ll 1;
272
                 o_wb_stb \ll 1;
273
                 o_wb_dat <= { 'SLIN4, 'SLIN4, 'SLIN4, 'SLIN4};
274
275
                 state = S4;
276
              end
277
            end
278
            S4:
279
            begin
280
               if (i_wb_ack)
281
               begin
                 o_wb_adr <= 'SLOPTADR;
282
283
                 o_wb_sel <= 16'hf000;
284
                 o_wb_we \ll 1;
                 o_wb_cyc \ll 1;
285
                 o_wb_stb \ll 1;
286
                 o_wb_dat <= { 'SLOPT, 'SLOPT, 'SLOPT, 'SLOPT};
287
288
                 state = S5;
289
              end
290
            end
291
            S5:
292
            begin
293
               if(i_wb_ack)
294
               begin
295
                 o_wb_adr \ll 0;
296
                 o_wb_sel \ll 0;
297
                 o_wb_we \ll 0;
                 o_wb_cyc \ll 0;
298
                 o_wb_stb <= 0;
299
300
                 o_wb_dat \ll 0;
301
              end
302
               if (i_irq)
303
               begin//read all
                 o_wb_adr <= 'SLOUTADR;
304
305
                 o_wb_sel \ll 16'hffff;
306
                 o_wb_we \ll 0;
                 o_wb_cyc <= 1;
o_wb_stb <= 1;
307
308
309
                 state = S6;
310
              end
311
            end
312
            S6:
313
            begin
314
               if (i_wb_ack)
315
              begin
                 o_wb_adr <= 'SLOUTADR;
316
317
                 o_wb_sel <= 16'h000f;
318
                 o\_wb\_we \quad <= \ 0\,;
                 o_wb_cyc <= 1;
o_wb_stb <= 1;
319
320
321
                 state = S7;
322
              end
323
            end
324
            S7:
```

```
325
             begin
326
               if(i_wb_ack)
327
               begin
328
                 o_wb_adr \le `SLOUTADR + `h4;
                  o_w b_s el <= 16'h00f0;
329
330
                 o_wb_we \ll 0;
                 o_wb_cyc \ll 1;
331
                 o_wb_stb \ll 1;
332
333
                  state = S8;
334
               end
335
             end
336
             S8:
337
             begin
338
               if (i_wb_ack)
339
               begin
                 o_wb_adr \ll \text{SLOUTADR} + h8;
340
341
                  o_w b_s el <= 16' h0f00;
342
                 o_wb_we \ll 0;
                 o_wb_cyc <= 1;
o_wb_stb <= 1;
343
344
345
                  state = S9;
346
               end
347
             end
348
             S9:
349
             begin
350
               if(i_wb_ack)
351
               begin
                 o_wb_adr \ll SLOUTADR + hC;
352
353
                  o_wb_sel <= 16'hf000;
354
                 o_wb_we \ll 0;
                 o_wb_cyc <= 1;
o_wb_stb <= 1;
355
356
                  state = Sa;
357
358
               end
359
             end
360
             Sa:
361
             begin
362
               if(i_wb_ack)
363
               begin
                 o_wb_adr \ll 0;
364
                  o_wb_sel <= 0;
365
                 o_wb_we \ll 0;
366
                 o_wb_cyc <= 0;
o_wb_stb <= 0;
367
368
                  o_wb_dat \ll 0;
369
370
               end
371
             end
372
          endcase
373
        end
374
     end
375
376
377
378
379
     endmodule
```

Listing 6: accelerator_dummy.v

```
1
   'timescale 1ns / 1ps
2
   3
   // Company:
4
   // Engineer:
   //
5
6
   // Create Date:
                     15:04:21 04/15/2014
7
   // Design Name:
8
   // Module Name:
                     acc_dummy
9
   // Project Name:
10
   // Target Devices:
11
   // Tool versions:
12
   // Description:
13
   //
14
   // Dependencies:
15
   //
16
   // Revision:
17
   // Revision 0.01 - File Created
18
   // Additional Comments:
19
   //
20
   21
   module acc_dummy_6_6(
22
      input
                i_clk,
23
      input
                i_rst,
24
      input
                i_start,
25
      input [31:0]
                    i_opt,
26
      output reg
                    o_rdy,
27
       input [31:0] acc_in_0,
28
       input [31:0] acc_in_1,
29
       input [31:0] acc_in_2,
30
      input [31:0] acc_in_3,
31
      input [31:0] acc_in_4,
32
      input [31:0] acc_in_5,
33
       output reg [31:0] acc_out_0,
34
      output reg [31:0] acc_out_1,
35
      output reg [31:0] acc_out_2,
36
      output reg [31:0] acc_out_3,
37
      output reg [31:0] acc_out_4,
38
      output reg [31:0] acc_out_5
39
       );
40
41
     reg [31:0] counter;
42
     reg [31:0] input_buffer [0:5];
43
     reg start_state;
44
     always @(posedge i_clk or posedge i_rst)
45
     begin
46
       if(i_rst)
47
       begin
48
         counter = 'h0;
49
50
         acc_out_0 = 'h0;
51
         acc_out_1 = 'h0;
52
         acc_out_2 = 'h0;
53
         acc_out_3 = 'h0;
54
         acc_out_4 = 'h0;
55
         acc_out_5 = 'h0;
```

```
o_r dy = 'h0;
56
57
           start_state = 'h0;
58
         end
59
         else if (start_state) //TODO: warning, possible bug, start state more
              important then start_i
60
         begin
           if (counter > 0)
61
62
             begin
63
                counter = counter - 1;
64
                o_rdy = 'h0;
65
             end
66
           else
67
           begin
68
             acc_out_0 = input_buffer[0];
69
             acc_out_1 = input_buffer[1];
70
             acc_out_2 = input_buffer[2];
71
             acc_out_3 = input_buffer[3];
72
             acc_out_4 = input_buffer[4];
73
             acc_out_5 = input_buffer[5];
74
             counter = 0;
75
             o_r dy = 1;
76
             start_state = 0;
77
           end
78
         end
79
         else if (i_start)
80
         begin
81
           counter = i_opt;
82
           input_buffer[0] = acc_in_0;
83
           input_buffer[1] = acc_in_1;
84
           input_buffer[2] = acc_in_2;
85
           input_buffer[3] = acc_in_3;
86
           input_buffer[4] = acc_in_4;
87
           input_buffer[5] = acc_in_5;
88
           o_r dy = 0;
89
           start_state = 1;
90
         end
91
         else
92
           o_r dy = 0;
93
       end
94
95
     endmodule
96
97
     module acc_dummy_5_3(
98
        input
                    i_clk,
99
        input
                    i_rst,
100
        input
                    i_start,
101
        input [31:0]
                        i_opt,
102
        output reg
                        o_rdy,
         input [31:0] acc_in_0,
103
104
         input [31:0] acc_in_1,
105
         input [31:0] acc_in_2,
106
        input [31:0] acc_in_3,
107
        input [31:0] acc_in_4,
108
         output reg [31:0] acc_out_0,
109
        output reg [31:0] acc_out_1,
110
        output reg [31:0] acc_out_2
111
         );
```

```
112
113
       reg [31:0] counter;
       reg [31:0] input_buffer [0:4];
114
115
       reg start_state;
       always @(posedge i_clk or posedge i_rst)
116
117
       begin
118
         if (i_rst)
119
         begin
120
           counter = 'h0;
121
122
           acc_out_0 = 'h0;
123
           acc_out_1 = 'h0;
           acc_out_2 = 'h0;
124
125
           o_r dy = 'h0;
            start_state = 'h0;
126
127
128
         else if (start_state) //TODO: warning, possible bug, start state more
              important then start_i
129
         begin
130
           if (counter > 0)
131
              begin
132
                counter = counter - 1;
                o_r dy = 'h0;
133
134
              end
135
           else
136
           begin
137
              acc_out_0 = input_buffer[0] + input_buffer[3];
138
              acc_out_1 = input_buffer[1] + input_buffer[4];
139
              acc_out_2 = input_buffer[2] + input_buffer[1];
140
              counter = 0;
141
              o_r dy = 1;
142
              start_state = 0;
143
           end
144
         end
145
         else if (i_start)
146
         begin
147
           counter = i_opt;
148
            input_buffer[0] = acc_in_0;
149
           input_buffer[1] = acc_in_1;
150
           input_buffer[2] = acc_in_2;
151
           input_buffer[3] = acc_in_3;
152
           input_buffer[4] = acc_in_4;
153
           o_r dy = 0;
154
            start_state = 1;
155
         end
156
         else
157
           o_r dy = 0;
158
       end
159
160
     endmodule
161
162
     module acc_dummyV2_6_6(
163
        input
                    i_clk,
164
        input
                    i_rst,
165
        input
                    i_start,
166
        input [31:0]
                        i_opt,
167
        output reg
                         o_rdy,
```

```
168
         input [31:0] acc_in_0,
169
         input [31:0] acc_in_1,
170
         input [31:0] acc_in_2,
171
        input [31:0] acc_in_3,
        input [31:0] acc_in_4,
172
        input [31:0] acc_in_5,
173
         output reg [31:0] acc_out_0,
174
175
        output reg [31:0] acc_out_1,
176
        output reg [31:0] acc_out_2,
177
        output reg [31:0] acc_out_3,
178
        output reg [31:0] acc_out_4,
179
        output reg [31:0] acc_out_5
180
         );
181
182
       reg [31:0] counter;
183
       reg [31:0] input_buffer [0:5];
184
       reg start_state;
185
       always @(posedge i_clk or posedge i_rst)
186
       begin
187
         if(i_rst)
188
         begin
189
           counter = 'h0;
190
191
           acc_out_0 = 'h0;
192
           acc_out_1 = 'h0;
           acc_out_2 = 'h0;
193
           acc_out_3 = 'h0;
194
           acc_out_4 = 'h0;
195
           acc_out_5 = 'h0;
196
           o_r dy = 'h0;
197
            start_state = 'h0;
198
199
         else if (start_state) //TODO: warning, possible bug, start state more
200
              important then start_i
201
         begin
202
           if (counter > 0)
203
             begin
204
                counter = counter - 1;
                o_r dy = 'h0;
205
206
              end
207
            else
208
           begin
209
              acc_out_0 = input_buffer[0];
210
              acc_out_1 = input_buffer[1];
211
              acc_out_2 = input_buffer[2];
212
              acc_out_3 = input_buffer[3];
213
              acc_out_4 = input_buffer[4];
214
              acc_out_5 = input_buffer[5];
215
              counter = 0;
216
              o_r dy = 1;
217
              start_state = 0;
218
           end
219
         end
220
         else if (i-start)
221
         begin
222
           counter = i_opt;
223
           input_buffer[0] = acc_in_0 + acc_in_1;
```

```
224
           input_buffer[1] = acc_in_1 + acc_in_2;
225
           input_buffer[2] = acc_in_2 - acc_in_3;
226
           input_buffer[3] = acc_in_3 + acc_in_4;
227
           input_buffer[4] = acc_in_4 - acc_in_5;
228
           input_buffer[5] = acc_in_5 + acc_in_0;
229
           o_r dy = 0;
230
           start_state = 1;
231
         end
232
         else
233
           o_r dy = 0;
234
       end
235
236
     endmodule
237
     module acc_dummy_4_4(
238
        input
                  i_clk,
239
        input
                    i_rst,
240
        input
                    i_start,
241
        input [31:0] i_opt,
242
        output reg
                        o_rdy,
243
244
       input [31:0] acc_in_0,
245
         input [31:0] acc_in_1,
246
         input [31:0] acc_in_2,
247
        input [31:0] acc_in_3,
248
249
        output [31:0] acc_out_0,
250
        output [31:0] acc_out_1,
        output [31:0] acc_out_2,
251
252
        output [31:0] acc_out_3
253
254
        assign acc_out_0 = acc_in_0 & i_opt;
255
        assign acc_out_1 = acc_in_1 & i_opt;
256
        assign acc_out_2 = acc_in_2 & i_opt;
257
        assign acc_out_3 = acc_in_3 & i_opt;
258
259
        always @(posedge i_clk)
260
         o_rdv = !i_start;
261
     endmodule
262
263
264
     module acc_dummyV2_4_4(
265
        input
                 i_clk,
266
        input
                    i_rst,
267
        input
                    i_start,
268
        input [31:0] i_opt,
269
        output reg
                        o_rdy,
         input [31:0] acc_in_0,
270
271
         input [31:0] acc_in_1,
272
         input [31:0] acc_in_2,
273
        input [31:0] acc_in_3,
274
275
        output reg [31:0] acc_out_0,
276
        output reg [31:0] acc_out_1,
277
        output reg [31:0] acc_out_2,
278
        output reg [31:0] acc_out_3
279
280
        );
```

```
281
282
       reg [31:0] counter;
       reg [31:0] input_buffer [0:5];
283
284
       reg start_state;
285
       always @(posedge i_clk or posedge i_rst)
286
       begin
287
         if (i_rst)
288
         begin
289
           counter = 'h0;
290
291
           acc_out_0 = 'h0;
292
           acc_out_1 = 'h0;
           acc_out_2 = 'h0;
293
           acc_out_3 = 'h0;
294
           o_r dy = 'h0;
295
            start_state = 'h0;
296
297
         end
         else if (start_state) //TODO: warning, possible bug, start state more
298
              important then start_i
299
         begin
300
           if (counter > 0)
301
              begin
302
                counter = counter - 1;
                o_r dy = 'h0;
303
304
             end
305
           else
306
           begin
307
              acc_out_0 = input_buffer[0] + input_buffer[1];
308
              acc_out_1 = input_buffer[1] + input_buffer[2];
309
              acc_out_2 = input_buffer[2] - input_buffer[1];
              acc_out_3 = input_buffer[3] - input_buffer[0];
310
311
              counter = 0;
              o_r dy = 1;
312
313
              start_state = 0;
314
           end
315
         end
         else if (i_start)
316
317
         begin
318
           counter = i_opt;
319
            input_buffer[0] = acc_in_0;
320
           input_buffer[1] = acc_in_1;
321
           input_buffer[2] = acc_in_2;
322
           input_buffer[3] = acc_in_3;
323
           o_r dy = 0;
324
            start_state = 1;
325
         end
326
         else
327
           o_r dy = 0;
328
       end
329
330
     endmodule
331
332
     module acc_dummy_1_4(
333
        input
                    i_clk,
334
        input
                    i_rst,
335
        input
                    i_start
336
        input [31:0] i_opt,
```

```
337
        output reg
                        o_rdy,
338
         input [31:0] acc_in_0,
339
340
        output reg [31:0] acc_out_0,
        output reg [31:0] acc_out_1,
341
342
        output reg [31:0] acc_out_2,
343
        output reg [31:0] acc_out_3
344
345
        );
346
347
       reg [31:0] counter;
       reg [31:0] input_buffer [0:5];
348
349
       reg start_state;
350
       always @(posedge i_clk or posedge i_rst)
351
       begin
352
         if(i_rst)
353
         begin
           counter = 'h0;
354
355
           acc_out_0 = 'h0;
356
357
           acc_out_1 = 'h0;
           acc_out_2 = 'h0;
358
           acc_out_3 = 'h0;
359
           o_r dy = 'h0;
360
            start_state = 'h0;
361
362
         else if (start_state) //TODO: warning, possible bug, start state more
363
              important then start_i
364
         begin
365
           if (counter > 0)
366
             begin
367
                counter = counter - 1;
                o_r dy = 'h0;
368
369
             end
370
            else
371
           begin
372
              acc_out_0 = input_buffer[0];
373
              acc_out_1 = input_buffer[1];
374
              acc_out_2 = input_buffer[2];
375
              acc_out_3 = input_buffer[3];
376
              counter = 0;
377
              o_r dy = 1;
378
              start_state = 0;
379
           end
380
         end
381
         else if (i_start)
382
         begin
383
           counter = i_opt;
384
            input_buffer[0] = acc_in_0 * 2;
385
           input_buffer[1] = acc_in_0 + 8;
386
           input_buffer[2] = acc_in_0 - 4;
387
           input_buffer[3] = acc_in_0;
388
           o_r dy = 0;
389
            start_state = 1;
390
391
         else
392
           o_r dy = 0;
```

```
393
       end
394
395
     endmodule
396
397
398
     module acc_dummyV3_4_1(
399
        input
                    i_clk,
400
        input
                     i_rst,
401
        input
                     i_start,
402
        input [31:0]
                        i_opt,
403
        output reg
                         o_rdy,
         input [31:0] acc_in_0,
404
405
         input [31:0] acc_in_1,
406
         input [31:0] acc_in_2,
407
        input [31:0] acc_in_3,
408
         output reg [31:0] acc_out_0
409
410
411
       reg [31:0] counter;
412
       reg [31:0] input_buffer [0:3];
413
       reg start_state;
       always @(posedge i_clk or posedge i_rst)
414
415
       begin
416
         if(i_rst)
417
         begin
418
            counter = 'h0;
419
420
            acc_out_0 \ll h0;
421
            o_rdy \ll 'h0;
422
            start_state = 'h0;
423
         end
424
         else if (start_state)
425
         begin
426
            if (counter > 0)
427
              begin
428
                counter = counter - 1;
429
                o_rdy \ll 'h0;
430
              end
431
            else
432
              acc_out_0 <= input_buffer[0] + input_buffer[1] + input_buffer[2] +</pre>
433
                    input_buffer[3];
434
              counter = i_opt;
435
              o_r dy \ll 1;
436
            end
437
         end
438
         else if (i_start)
439
         begin
440
            counter = i_opt;
441
            input_buffer[0] = acc_in_0;
442
            input_buffer[1] = acc_in_1;
443
            input_buffer[2] = acc_in_2;
444
            input_buffer[3] = acc_in_3;
445
            o_r dy \ll 0;
446
            start_state = 1;
447
         end
448
         else
```

```
449
           o_r dy \ll 0;
450
       end
451
452
     endmodule
453
454
455
456
     module acc_dummyV2_4_1(
457
        input
                  i_clk,
458
        input
                    i_rst,
459
        input
                    i_start ,
460
        input [31:0] i_opt,
461
        output reg
                        o_rdy,
462
         input [31:0] acc_in_0,
463
         input [31:0] acc_in_1,
         input [31:0] acc_in_2,
464
465
        input [31:0] acc_in_3,
466
         output reg [31:0] acc_out_0
467
468
469
       reg [31:0] counter;
470
       reg [31:0] counter2;
471
       reg [31:0] input_buffer [0:3];
472
       reg start_state;
473
       always @(posedge i_clk or posedge i_rst)
474
       begin
475
         if(i_rst)
476
         begin
477
           counter = 'h0;
478
           counter2 = 'h0;
           acc_out_0 = 'h0;
479
           o_rdy \ll 'h0;
480
            start_state = 'h0;
481
482
         end
483
         else if (start_state)
484
         begin
485
           if (counter < i_opt )
486
              begin
487
                counter = counter +1;
488
                counter2 = counter2 +1;
                o_r dy \ll h0;
489
490
              end
491
           else
492
           begin
493
              acc_out_0 = counter2;
494
              counter = 0;
495
              o_r dy \ll 1;
496
           end
497
         end
498
         else if (i_start)
499
         begin
500
           counter = 0;
501
           counter2 = 'h0;
502
           input_buffer[0] = acc_in_0;
503
           input_buffer[1] = acc_in_1;
504
           input_buffer[2] = acc_in_2;
505
           input_buffer[3] = acc_in_3;
```

```
506
           o_r dy \ll 0;
507
           start_state = 1;
508
         end
509
         else
510
           o_r dy \ll 0;
511
       end
512
513
     endmodule
514
515
     module\ acc_dummy_2_2(
516
        input
                    i_clk,
517
        input
                    i_rst,
518
        input
                    i_start,
519
        input [31:0] i_opt,
520
        output reg
                         o_rdy,
         input [31:0] acc_in_0,
521
522
         input [31:0] acc_in_1,
523
         output reg [31:0] acc_out_0,
524
        output reg [31:0] acc_out_1
525
        );
526
527
       reg [31:0] counter;
       reg [31:0] input_buffer [0:5];
528
529
       reg start_state;
530
       always @(posedge i_clk or posedge i_rst)
531
       begin
532
         if(i_rst)
533
         begin
534
           counter = 'h0;
535
536
           acc_out_0 = 'h0;
           acc_out_1 = 'h0;
537
           o_r dy = 'h0;
538
539
            start_state = 'h0;
540
         end
541
         else if (start_state) //TODO: warning, possible bug, start state more
              important then start_i
542
         begin
543
           if (counter > 0)
544
              begin
545
                counter = counter - 1;
                o_r dy = 'h0;
546
547
              end
548
           else
549
           begin
550
              acc_out_0 = input_buffer[0];
551
              acc_out_1 = input_buffer[1];
552
              counter = 0;
553
              o_r dy = 1;
554
              start_state = 0;
555
           end
556
         end
557
         else if (i_start)
558
         begin
559
           counter = i_opt;
560
            input_buffer[0] = acc_in_0;
561
           input_buffer[1] = acc_in_1;
```

```
562
            o_r dy = 0;
563
            start_state = 1;
564
         end
565
         else
566
            o_r dy = 0;
567
       end
568
569
     endmodule
570
571
     module acc_dummy_1_1(
572
         input
                    i_clk,
573
         input
                     i_rst,
574
         input
                     i_start,
575
         input [31:0] i_opt,
576
         output reg
                         o_rdy ,
         input [31:0] acc_in_0,
577
578
         output reg [31:0] acc_out_0
579
580
581
         always @(posedge i_clk)
582
         begin
583
            if (i_rst)
584
            begin
585
              acc_out_0 = 'h0;
586
              o_rdy = 'h0;
587
            end
588
            else
589
            begin
590
              if (o_rdy)
591
                o_r dy = 0;
592
              if (i_start)
593
              begin
594
                acc_out_0 = acc_in_0;
595
                o_r dy = 1;
596
              end
597
            end
598
         end
599
600
     endmodule
601
602
     module acc_dummy_3_1(
603
         input
                     i_clk,
604
         input
                     i_rst,
605
         input
                     i_start,
606
         input [31:0] i_opt,
607
         output reg
                          o_rdy,
         input [31:0] acc_in_0,
608
609
         input [31:0] acc_in_1,
         input [31:0] acc_in_2,
610
611
         output reg [31:0] acc_out_0
612
613
614
         always @(posedge i_clk)
615
         begin
616
            if(i_rst)
617
            begin
618
              acc_out_0 = 'h0;
```

```
619
             o_r dy = 'h0;
620
           end
621
            e\,l\,s\,e
622
            begin
623
             if (o_rdy)
624
               o_r dy = 0;
625
             if(i_start)
626
              begin
627
                acc_out_0 = acc_in_0;
628
                o_r dy = 1;
629
             end
630
            end
631
         end
632
633
     endmodule
```

.2 Appendix B: Tile Generator and Template Files

Listing 7: tileGenerator.py

```
import sys, getopt, os
1
2
3
4
   def main(argv):
5
     ifType = 
     moduleName = ','
6
7
     inputsN = 0
8
     outputsM = 0
a
      amber25Path = "../units/amber/hw/vlog/amber25/"
10
      amberTilePath = "../tiles/amber_tile/"
      TilesPath = "../tiles/"
11
      outputPath = "../tiles/amber_tile_"
12.
13
14
15
       opts, args = getopt.getopt(argv, 'ht:m:i:o:')
16
17
      except getopt. GetoptError:
18
        print ("ERROR, lacking options, Script exited.")
19
        print ('tile Generator.py -t < interfacetype (coproc, slave, floop)> -m <
            Module name > -i <nr of input ports > -o <nr of output ports >')
20
       sys.exit(2)
21
22.
      if len(opts) < 4:
23
        print ("ERROR, lacking options, Script exited.")
24
        print ('tileGenerator.py -t <interfacetype (coproc, slave, floop)> -m <
            Module name > -i < nr of input ports > -o < nr of output ports > ')
25
       sys.exit(2)
26
27
      for opt, arg in opts:
       if opt == '-h':
28
29
          print ('tile Generator.py -t < interfacetype (coproc, slave, floop) > -m
             <Module name> -i <nr of input ports> -o <nr of output ports> ')
30
          sys.exit()
31
        elif opt =="-t":
32
          ifType = arg
33
        elif opt =="-m":
34
          moduleName = arg
35
        elif opt == "-i":
36
          inputsN = int(arg)
37
        elif opt == "-o":
38
          outputsM = int(arg)
      print ('Interface type is "', ifType, '"')
39
      print ('Accelerator module is "', module Name, '"')
40
      print( 'number of input ports is:', inputsN)
41
42
      print( 'number of output ports is:', outputsM)
43
     #creating tile
44
45
      46
               coproc IF generate
47
      48
49
      if ifType == "coproc":
50
        outputPath = outputPath + "coprocIFM_" + moduleName + "/"
```

```
51
         if not os.path.exists(outputPath):
52
           os.makedirs(outputPath)
53
54
         if not os.path.exists(outputPath + "/a25_placeholder/"):
           os.makedirs(outputPath + "/a25_placeholder/")
55
56
57
         #creating tile files
58
         #tileregs.v
         sourceFile = open(amberTilePath + "tile_regs.v", "r")
59
         oFile = open(outputPath + "tile_regs.v", "w")
60
61
62
         for line in sourceFile:
63
           oFile.write(line)
64
65
         sourceFile.close()
66
         oFile.close()
67
68
         #amber_wrapper.v
69
         sourceFile = open(amberTilePath + "amber_wrapper.v", "r")
         oFile = open(outputPath + "amber_wrapper_" + moduleName +".v", "w")
70
71
72
         #find//ACCTAGMOD
         for line in sourceFile:
73
74
           if "//ACCTAGMOD" in line:
75
             break
76
           oFile.write(line)
77
         oFile.write("module amber_wrapper_" + moduleName + "\n")
78
79
80
         #find//ACCTAGMODDONE
81
         for line in sourceFile:
           if "//ACCTAGMODDONE" in line:
82
83
             break
84
         #find//ACCTAGSYS
85
86
         for line in sourceFile:
           if "//ACCTAGSYS" in line:
87
88
             break
           oFile.write(line)
89
90
91
         oFile.write("\tamber_system_" + moduleName + "\n")
92
93
         #find //ACCTAGSYSDONE
94
         for line in sourceFile:
95
           if "//ACCTAGSYSDONE" in line:
96
             break
97
98
         for line in sourceFile:
99
           oFile.write(line)
100
101
         sourceFile.close()
102
         oFile.close()
103
104
         #amber_tile.vhd
105
         sourceFile = open(amberTilePath + "amber_tile.vhd", "r")
         oFile = open(outputPath + "amber_tile_" + moduleName +".vhd", "w")
106
107
```

```
108
         #find —ACCTAGENT
109
         for line in sourceFile:
           if "--ACCTAGENT" in line:
110
111
             break
112
           oFile.write(line)
113
         oFile.write("entity amber_tile_" + moduleName + " is\n")
114
115
         #find —ACCTAGENTDONE
116
         for line in sourceFile:
117
           if "--ACCTAGENT" in line:
118
119
             break
120
121
         #find —ACCTAGENTEND
122
         for line in sourceFile:
           if "--ACCTAGENTEND" in line:
123
124
             break
125
           oFile.write(line)
126
         oFile.write("end amber_tile_" + moduleName + ";\n\n")
127
         oFile.write("architecture rtl of amber_tile_" + moduleName + "is\n\n
128
129
130
         #find —ACCTAGENTENDDONE
131
         for line in sourceFile:
           if "--ACCTAGENTENDDONE" in line:
132
133
             break
134
         #find ——ACCTAGWRA
135
136
         for line in sourceFile:
           if "--ACCTAGWRA" in line:
137
138
             break
139
           oFile.write(line)
140
         oFile.write("amber_u: amber_wrapper_" + moduleName + "\n")
141
142
         #find ——ACCTAGWRADONE
143
144
         for line in sourceFile:
           if "--ACCTAGWRADONE" in line:
145
146
             break
147
148
         for line in sourceFile:
149
           oFile.write(line)
150
         sourceFile.close()
151
152
         oFile.close()
153
154
         #amber_system.v
         sourceFile = open(amberTilePath + "amber_system.v", "r")
155
         oFile = open(outputPath + "amber_system_" + moduleName +".v", "w")
156
157
158
         #find //ACCTAGSYSINST
159
         for line in sourceFile:
           if "//ACCTAGSYSINST" in line:
160
161
             break
162
           oFile.write(line)
163
```

```
164
          oFile.write("module amber_system_" + moduleName + "\n")
165
          #find //ACCTAGSYSINSTDONE
166
167
          for line in sourceFile:
            if "//ACCTAGSYSINSTDONE" in line:
168
169
              break
170
171
          #find //ACCTAGCORE
172
          for line in sourceFile:
            if "//ACCTAGCORE" in line:
173
174
              break
175
            oFile.write(line)
176
          oFile.write("a25_core_" + moduleName + "\n")
177
178
179
          #find //ACCTAGCOREDONE
180
          for line in sourceFile:
            if "//ACCTAGCOREDONE" in line:
181
182
              break
183
184
          for line in sourceFile:
185
            oFile.write(line)
186
          #creating coprocessor file
187
          sourceFile = open(amber25Path + "a25_coprocessor.v", "r")
188
          templateFile = open("templates/coproc_TEMP.v", "r")
189
          oFile = open(outputPath + "a25_placeholder/a25_coprocessor_" +
190
              moduleName +".v", "w")
191
          wireOutName = "wire [31:0] acc_out_"
192
193
          #find //ACCTAGDEF
194
195
          for line in sourceFile:
            if "//ACCTAGDEF" in line:
196
197
              break
198
            oFile.write(line)
199
200
          #ACCTAGDEF found
          oFile . write ("// Script generated defines \n") oFile . write ("'define ACC_INPUTS\t\t" + str(inputsN) + "\n") oFile . write ("'define ACC_OUTPUTS\t\t" + str(outputsM) + "\n\n")
201
202
203
204
205
          oFile.write("module a25_coprocessor_" + moduleName + "\n")
206
          #skip until next tag, no write
207
          #find //ACCTAGMOD
208
          for line in sourceFile:
            if "//ACCTAGMOD" in line:
209
210
              break
211
          #find //ACCTAGINST
212
          for line in sourceFile:
213
            if "//ACCTAGINST" in line:
214
              break
215
            oFile.write(line)
216
217
          #ACCTAGINST found
218
          #Moving to template file
219
          #find #0
```

```
220
         for line in templateFile:
           if "#0" in line:
221
222
              break
223
           oFile.write(line)
224
         # #0 found
225
226
         for i in range (outputs M):
227
           oFile.write("\t"+ wireOutName + str(i) +";\n")
228
229
         #find #1
         for line in templateFile:
   if "#1" in line:
230
231
232
             break
233
           oFile.write(line)
234
         # #1 found
235
         oFile.write("\ t" + moduleName + " accelerator(\n")
236
237
238
         #find #2
239
         for line in templateFile:
           if "#2" in line:
240
241
             break
242
           oFile.write(line)
243
244
         # #2 found
245
         for i in range(inputsN):
           oFile.write("\t.acc_in_" + str(i) +" (acc_in["+ str(i) +"]),\n")
246
247
         for i in range (outputs M):
           oFile.write("\t.acc_out_" + str(i) +" (acc_out_" + str(i))
248
249
           if i == (outputsM - 1):
250
              oFile.write(")\n")
251
            else:
252
              oFile.write("),\n")
253
254
         #find #3
255
         for line in templateFile:
           if "#3" in line:
256
257
             break
258
           oFile.write(line)
259
         # #3 found, end of section
260
261
         #moving back to sourcefile
262
         #find //ACCTAGREGW
263
         for line in sourceFile:
           if "//ACCTAGREGW" in line:
264
265
             break
266
           oFile.write(line)
267
268
         #ACCTAGREGW found
269
         #Moving to template file
270
         #find #4
271
         for line in templateFile:
           if "#4" in line:
272
273
             break
274
           oFile.write(line)
275
276
         # #4 found
```

```
277
        for i in range (outputs M):
          oFile.write("\tacc_out[" + str(i) +"] <= acc_out_" + str(i) + ";\n")
278
279
280
        for line in templateFile:
281
          oFile.write(line)
282
283
        sourceFile.close()
284
        templateFile.close()
285
        oFile.close()
286
287
        # Generate compatible amber_core
288
289
        sourceFile = open(amber25Path + "a25_core.v", "r")
        oFile = open(outputPath + "a25_placeholder/a25_core_" + moduleName +".
290
            v", "w")
291
292
        #find //ACCTAGCOPROC
293
        for line in sourceFile:
294
          if "//ACCTAGCOPROC" in line:
295
            break
296
          oFile.write(line)
297
        oFile.write("a25_coprocessor_" + moduleName +" u_coprocessor ( \n")
298
299
        for line in sourceFile:
300
          oFile.write(line)
301
302
303
        sourceFile.close()
304
        oFile.close()
305
        print ("Done!")
306
307
        print ("Your verilog files can be found in the output folder")
308
309
      slave IF generate
310
                                         ###
      311
312
313
      elif ifType == "slave":
        outputPath = outputPath + "slaveIFM_" + moduleName + "/"
314
315
        if not os.path.exists(outputPath):
316
          os.makedirs(outputPath)
317
318
        if not os.path.exists(outputPath + "/a25_placeholder/"):
          os.makedirs(outputPath + "/a25_placeholder/")
319
320
321
        #creating tile files
322
        #tileregs.v
323
        sourceFile = open(amberTilePath + "tile_regs.v", "r")
        oFile = open(outputPath + "tile_regs.v", "w")
324
325
326
        for line in sourceFile:
327
          oFile.write(line)
328
329
        sourceFile.close()
330
        oFile.close()
331
332
```

```
333
         #amber_wrapper.v
334
         sourceFile = open(amberTilePath + "amber_wrapper.v", "r")
         oFile = open(outputPath + "amber_wrapper_" + moduleName +".v", "w")
335
336
         #find//ACCTAGMOD
337
338
         for line in sourceFile:
           if "//ACCTAGMOD" in line:
339
340
             break
341
           oFile.write(line)
342
343
         oFile.write("module amber_wrapper_" + moduleName + "\n")
344
345
         #find//ACCTAGMODDONE
346
         for line in sourceFile:
           if "//ACCTAGMODDONE" in line:
347
348
             break
349
         #find//ACCTAGSYS
350
351
         for line in sourceFile:
           if "//ACCTAGSYS" in line:
352
353
             break
354
           oFile.write(line)
355
         oFile.write("\tamber_system_" + moduleName + "\n")
356
357
358
         #find //ACCTAGSYSDONE
359
         for line in sourceFile:
           if "//ACCTAGSYSDONE" in line:
360
361
             break
362
         for line in sourceFile:
363
364
           oFile.write(line)
365
366
         sourceFile.close()
367
         oFile.close()
368
         #amber_tile.vhd
369
370
         sourceFile = open(amberTilePath + "amber_tile.vhd", "r")
         oFile = open(outputPath + "amber_tile_" + moduleName +".vhd", "w")
371
372
         #find —ACCTAGENT
373
374
         for line in sourceFile:
           if "--ACCTAGENT" in line:
375
376
             break
377
           oFile.write(line)
378
         oFile.write("entity amber_tile_" + moduleName + " is\n")
379
380
381
         #find —ACCTAGENTDONE
382
         for line in sourceFile:
383
           if "--ACCTAGENT" in line:
384
             break
385
386
         #find —ACCTAGENTEND
387
         for line in sourceFile:
           if "--ACCTAGENTEND" in line:
388
389
             break
```

```
390
           oFile.write(line)
391
392
         oFile.write("end amber_tile_" + moduleName + ";\n\n")
393
         oFile.write("architecture rtl of amber_tile_" + moduleName + " is \n\
              ")
394
395
         #find —ACCTAGENTENDDONE
396
         for line in sourceFile:
397
           if "--ACCTAGENTENDDONE" in line:
398
             break
399
400
         #find —ACCTAGWRA
401
         for line in sourceFile:
           if "--ACCTAGWRA" in line:
402
403
             break
404
           oFile.write(line)
405
406
         oFile.write("amber_u: amber_wrapper_" + moduleName + "\n")
407
408
         #find —ACCTAGWRADONE
         for line in sourceFile:
409
           if "--ACCTAGWRADONE" in line:
410
411
             break
412
         for line in sourceFile:
413
414
           oFile.write(line)
415
416
         sourceFile.close()
417
         oFile.close()
418
419
420
         ### Generate slave IFM
421
422
         sourceFile = open(amberTilePath + "amber_system.v", "r")
423
         templateFile = open("templates/slave_TEMP.v", "r")
         oFile = open(outputPath + "slave_" + moduleName + ".v", "w")
wireOutName = "wire [31:0] acc_out_"
424
425
426
427
428
429
         #find #0
430
         for line in templateFile:
           if "#0" in line:
431
432
             break
433
           oFile.write(line)
434
435
         #0 found
436
         oFile.write ("// Script generated defines \n")
         oFile.write("'define ACC_INPUTS\t\t" + str(inputsN) + "\n")
437
         oFile.write("'define ACC_OUTPUTS\t\t" + str(outputsM) + "\n")
438
439
         oFile.write("module IFM_slave_" + moduleName + "\n")
440
441
442
         #find #1
443
         for line in templateFile:
           if "#1" in line:
444
445
             break
```

```
446
           oFile.write(line)
447
         #1 found
448
449
         for i in range (outputs M):
           oFile.write("\t"+ wireOutName + str(i) +";\n")
450
451
         oFile.write("\n")
         oFile.write("\t" + moduleName + " accelerator(\n")
452
453
454
         #find #2
455
         for line in templateFile:
           if "#2" in line:
456
457
             break
458
           oFile.write(line)
459
         #2 found
460
461
         for i in range(inputsN):
462
           oFile.write("\t.acc_in_" + str(i) +" (acc_in["+ str(i) +"]),\n")
463
         for i in range (outputs M):
464
           oFile.write("\t.acc_out_" + str(i) +" (acc_out_" + str(i))
465
           if i == (outputsM - 1):
             oFile.write(")\n")
466
467
           else:
468
             oFile.write("),\n")
469
470
         #find #3
471
         for line in templateFile:
           if "#3" in line:
472
473
             break
474
           oFile.write(line)
475
         #3 found
476
477
         for i in range (outputsM):
           oFile.write("\t\tacc_out[" + str(i) +"] <= acc_out_" + str(i) + ";\n
478
               ")
479
480
         for line in templateFile:
481
           oFile.write(line)
482
483
         oFile.close()
484
         templateFile.close()
485
         ### slave IFM generation completed
486
487
         #generate new amber_system file
         templateFile = open("templates/slave_sys_TEMP.v", "r")
488
         oFile = open(outputPath + "amber_system_slave_" + moduleName +".v", "w
489
490
         #find //ACCTAGSYSINST
491
492
         for line in sourceFile:
           if "//ACCTAGSYSINST" in line:
493
494
             break
495
           oFile.write(line)
496
497
         #find //ACCTAGSYSINSTDONE
498
         for line in sourceFile:
           if "//ACCTAGSYSINSTDONE" in line:
499
500
             break
```

```
501
502
         oFile.write("module amber_system_slave_" + moduleName + "\n")
503
504
         #find //ACCTAGINST
505
         for line in sourceFile:
           if "//ACCTAGINST" in line:
506
507
             break
508
           oFile.write(line)
509
510
         #move past lines not to be written
511
         #find //ACCTAGINSTDONE
512
         for line in sourceFile:
           if "//ACCTAGINSTDONE" in line:
513
514
              break
515
516
         #move to template file
517
         #find #0
518
         for line in templateFile:
           if "#0" in line:
519
520
             break
521
           oFile.write(line)
522
         #0 found
523
         oFile.write("\t" +"IFM_slave_"+ moduleName + " u_acc_if_slave (\n")
524
525
526
         for line in templateFile:
   if "#1" in line:
527
528
529
             break
530
           oFile.write(line)
531
532
         #1 found
533
         #move to source file
534
         #find //ACCTAGSTBRST
535
         for line in sourceFile:
536
           if "//ACCTAGSTBRST" in line:
537
             break
538
           oFile.write(line)
539
540
         oFile.write("
                              wb_stb_acc = 0; n"
541
542
         #find //ACCTAGSTB
543
         for line in sourceFile:
           if "//ACCTAGSTB" in line:
544
545
              break
546
           oFile.write(line)
547
548
         for line in templateFile:
549
           oFile.write(line)
550
551
         for line in sourceFile:
552
           oFile.write(line)
553
554
         sourceFile.close()
555
         templateFile.close()
556
         oFile.close()
557
```

```
558
        print ("Done!")
559
        print ("Your verilog files can be found in the output folder")
560
      561
                master IF generate
                                           ###
562
      563
       elif ifType == "floop":
564
        outputPath = outputPath + "floopIFM_" + moduleName + "/"
565
566
        if not os.path.exists(outputPath):
567
          os.makedirs(outputPath)
568
        if not os.path.exists(outputPath + "/a25_placeholder/"):
569
          os.makedirs(outputPath + "/a25_placeholder/")
570
571
        #creating tile files
572
573
        #tileregs.v
        sourceFile = open(amberTilePath + "tile_regs.v", "r")
574
        oFile = open(outputPath + "tile_regs.v", "w")
575
576
577
        for line in sourceFile:
578
          oFile.write(line)
579
580
        sourceFile.close()
581
        oFile.close()
582
583
        #amber_wrapper.v
        sourceFile = open(amberTilePath + "amber_wrapper.v", "r")
584
        oFile = open(outputPath + "amber_wrapper_" + moduleName +".v", "w")
585
586
587
        #find//ACCTAGMOD
        for line in sourceFile:
588
          if "//ACCTAGMOD" in line:
589
590
            break
591
          oFile.write(line)
592
593
        oFile.write("module amber_wrapper_" + moduleName + "\n")
594
595
        #find//ACCTAGMODDONE
        for line in sourceFile:
596
597
          if "//ACCTAGMODDONE" in line:
598
            break
599
600
        #find//ACCTAGSYS
        for line in sourceFile:
601
          if "//ACCTAGSYS" in line:
602
603
            break
604
          oFile.write(line)
605
        oFile.write("\tamber_system_" + moduleName + "\n")
606
607
608
        #find //ACCTAGSYSDONE
609
        for line in sourceFile:
610
          if "//ACCTAGSYSDONE" in line:
611
            break
612
613
        for line in sourceFile:
614
          oFile.write(line)
```

```
615
616
         sourceFile.close()
617
         oFile.close()
618
         #amber_tile.vhd
619
         sourceFile = open(amberTilePath + "amber_tile.vhd", "r")
620
         oFile = open(outputPath + "amber_tile_" + moduleName +".vhd", "w")
621
622
623
         #find —ACCTAGENT
         for line in sourceFile:
624
           if "--ACCTAGENT" in line:
625
626
             break
627
           oFile.write(line)
628
         oFile.write("entity amber_tile_" + moduleName + " is\n")
629
630
         #find —ACCTAGENTDONE
631
632
         for line in sourceFile:
           if "--ACCTAGENT" in line:
633
634
             break
635
         #find —ACCTAGENTEND
636
637
         for line in sourceFile:
           if "--ACCTAGENTEND" in line:
638
639
             break
640
           oFile.write(line)
641
         oFile.write("end amber_tile_" + moduleName + ";\n\n")
642
         oFile.write("architecture rtl of amber_tile_" + moduleName + "is\n\n
643
             ")
644
645
         #find —ACCTAGENTENDDONE
646
         for line in sourceFile:
           if "--ACCTAGENTENDDONE" in line:
647
648
             break
649
         #find ——ACCTAGWRA
650
651
         for line in sourceFile:
           if "--ACCTAGWRA" in line:
652
653
             break
654
           oFile.write(line)
655
656
         oFile.write("amber_u: amber_wrapper_" + moduleName + "\n")
657
658
         #find —ACCTAGWRADONE
659
         for line in sourceFile:
           if "--ACCTAGWRADONE" in line:
660
661
             break
662
663
         for line in sourceFile:
664
           oFile.write(line)
665
666
         sourceFile.close()
         oFile.close()
667
668
669
         ### Generate For loop IFM
670
```

```
671
         templateFile = open("templates/floop_TEMP.v", "r")
672
         oFile = open(outputPath+"floop_" + moduleName +".v", "w")
673
         wireName = "\twire [31:0] buf_acc_'
674
675
676
         oFile.write("module IFM_floop_" + moduleName + "\n")
677
678
679
         #find #0
680
         for line in templateFile:
           if "#0" in line:
681
682
             break
683
           oFile.write(line)
684
685
         #0 found
         oFile.write("//script generated output wires\n")
686
687
         for i in range (inputs N):
           oFile.write(wireName +"in_" +str(i)+";\n")
688
689
         for i in range (outputs M):
           oFile.write(wireName +"out_"+str(i)+";\n")
690
691
         oFile.write("\n")
692
         oFile.write("\twbm_buffer_" + moduleName + " wbm_buffer(\n")
693
694
695
         #find #1
696
         for line in templateFile:
           if "#1" in line:
697
698
             break
699
           oFile.write(line)
700
       #1
701
702
         for i in range(inputsN):
           oFile.write("\tt.acc_in_" + str(i) +" (buf_acc_in_" + str(i) +"),\n
703
               ")
704
         for i in range (outputs M):
705
           oFile.write("\tt.acc_out_" + str(i) +" (buf_acc_out_" + str(i))
706
           if i == (outputsM - 1):
707
             oFile.write(")\n")
708
           else:
709
             oFile.write("),\n")
710
711
         oFile. write ("\t);\n"
         oFile.write("\n")
oFile.write("\t" + moduleName + " accelerator(\n")
712
713
714
715
         #find #2
716
         for line in templateFile:
           if "#2" in line:
717
718
             break
719
           oFile.write(line)
720
721
722
         for i in range(inputsN):
           oFile.write("\tt.acc_in_" + str(i) +" (buf_acc_in_" + str(i) +"),\n
723
               ")
724
         for i in range (outputs M):
725
           oFile.write("\tt.acc_out_" + str(i) +" (buf_acc_out_" + str(i))
```

```
726
           if i == (outputsM - 1):
727
             oFile.write(")\n")
728
           else:
729
             oFile.write("),\n")
730
731
         for line in templateFile:
732
           oFile.write(line)
733
734
         ###Floop IFM finished!
735
736
         oFile.close()
737
         templateFile.close()
738
739
         ###generating wb buffer
740
741
         oFile = open(outputPath +"wb_buffer_" + moduleName +".v", "w")
742
         templateFile = open("templates/wb_buffer_TEMP.v", "r")
743
744
         oFile. write ("// Script generated defines \n")
         oFile.write("'define ACC_INPUTS\t\t" + str(inputsN) + "\n")
745
746
         oFile.write("'define ACC_OUTPUTS\t\t" + str(outputsM) + "\n")
747
748
         if (inputs N > 4):
749
           oFile.write("'define OUTQUEUESIZE\t\t" + str(inputsN*2) + "\n")
750
         else:
751
           oFile.write("'define OUTQUEUESIZE\t\t" + str(8) + \t"\n")
752
753
         if (outputs M > 4):
754
           oFile.write("'define INQUEUESIZE\t\t" + str(outputsM*2) + "\n\n")
755
         else:
           oFile.write("'define INQUEUESIZE\t\t" + str(8) + "\n\n")
756
757
758
         oFile.write("module wbm_buffer_" + moduleName + "\n")
759
         #find #0
760
761
         for line in templateFile:
           if "#0" in line:
762
763
             break
764
           oFile.write(line)
765
766
         for i in range(inputsN):
767
           oFile.write("\toutput reg\t[31:0]\tacc_in_" + str(i) +",\n")
768
         for i in range (outputs M):
769
           oFile.write("\tinput\t\t[31:0]\tacc_out_" + str(i))
770
           if i == (outputsM - 1):
771
             oFile.write("\n")
772
           else:
773
             oFile.write(",\n")
774
775
         #find #1
         for line in templateFile:
   if "#1" in line:
776
777
778
             break
779
           oFile.write(line)
780
781
782
         for i in range (inputs N):
```

```
oFile . write ("\t\t\t\tacc_in_" + str(i) +" <= input_fifo[" + str(i)
783
                 + "];\n")
784
785
         #find #2
786
         for line in templateFile:
           if "#2" in line:
787
788
             break
789
           oFile.write(line)
790
         #2
791
         for i in range (outputs M):
792
           oFile .write ("\t\t\t\toutput_buffer[" + str(i) + "] = acc_out_" + str(i) + ";\n")
793
794
         for line in templateFile:
795
           oFile.write(line)
796
797
         ###wb buffer completed!
798
799
         oFile.close()
800
         templateFile.close()
801
802
         ###generating amber_system
         oFile = open(outputPath +"amber_system_Floop_" + moduleName +".v", "w
803
804
         templateFile = open("templates/Floop_sys_TEMP.v", "r")
805
806
807
         #find #0
808
809
         for line in templateFile:
           if "#0" in line:
810
811
             break
812
           oFile.write(line)
813
         oFile.write("module amber_system_floop_" + moduleName + "\n")
814
815
         #find #1
816
817
         for line in templateFile:
           if "#1" in line:
818
819
             break
820
           oFile.write(line)
821
822
         oFile.write("\tIFM_floop_" + moduleName + " IFM_floop\n")
         for line in templateFile:
823
824
           oFile.write(line)
825
826
         ###Floop IFM finished!
827
         oFile.close()
828
         templateFile.close()
829
         print ("Done!")
         print ("Your verilog files can be found in the output folder")
830
831
       ##Unknown ifType
832
833
         print("ifType not recognized")
834
835
836
     main(sys.argv[1:])
```

Listing 8: coproc_TEMP.v

```
1
2
     // start of generated section from template file
 3
      reg [31:0] acc_in [0:('ACC_INPUTS - 1)];
                  acc_out[0:('ACC_OUTPUTS - 1)];
 4
      reg [31:0]
 5
      reg [31:0] acc_opt;
 6
      wire
              acc_poll;
 7
 8
9
     #0
10
11
12
      reg acc_start;
13
      wire acc_rdy;
14
      integer i;
15
16
      assign acc_poll = ((!acc_start) && (acc_rdy || acc_poll));
17
18
19
      .i_clk (i_clk),
20
      .i_rst (i_rst),
21
      .i_start (acc_start),
22
      .i_opt (acc_opt),
23
      .o_rdy (acc_rdy),
24
    #2
25
26
     //end of generated section
27
28
29
30
     //// start of generated section from template file
31
32
      always @(posedge acc_rdy)
33
     begin
34
    #4
35
     end
36
37
    always @ ( posedge i_clk )
38
      if(i_rst)
39
      begin
40
        cache_control <= 3'b000;
41
        cacheable_area <= 32'h0;
42
        updateable_area <= 32'h0;
43
        disruptive_area <= 32'h0;</pre>
        acc_start <= 'h0;
44
45
      end
46
      else
47
      begin
48
        if (acc_start)
49
           acc_start \le 0;
50
        if (!i_core_stall)
51
        begin
52
           if (i_copro_operation == 2'd2)
53
             if (i_copro_num == 'd14) //TAG_ACC
54
             begin
55
               if(i\_copro\_crn == 4'hf)
56
               begin
```

```
57
                 acc_opt <= i_copro_write_data[31:0];</pre>
58
                 acc_start \ll 1;
59
               end
60
               if (i_copro_crn <= ('ACC_INPUTS))</pre>
61
                 acc_in[i_copro_crn] <= i_copro_write_data[31:0];</pre>
62
             end
63
             else
64
               case ( i_copro_crn )
65
                  4'd2: cache_control
                                          <= i_copro_write_data[2:0];
                  4'd3: cacheable_area <= i_copro_write_data[31:0];
66
67
                  4'd4: updateable_area <= i_copro_write_data[31:0];
68
                  4'd5: disruptive_area <= i_copro_write_data[31:0];
69
               endcase
70
        end
71
      end
72
73
    // Flush the cache
74
    assign copro15_reg1_write = !i_core_stall && i_copro_operation == 2'd2 &&
        i_copro_crn == 4'd1 && i_copro_num == 'd15;
75
76
77
     // Register Reads
78
     11
79
    always @ ( posedge i_clk )
80
         if (!i_core_stall)
        if (i_copro_num == 'd14)//TAG_ACC
81
82
        begin
83
           if(i\_copro\_crn == 4'hf)
84
             o\_copro\_read\_data \le \{31'b0, acc\_poll\};
85
86
             o_copro_read_data <= acc_out[i_copro_crn];
87
        end
88
        else
89
              case ( i_copro_crn )
90
                  4'd0:
                            o_copro_read_data <= 32'h4156_0300;
91
                  4'd2:
                            o_copro_read_data <= {29'd0, cache_control};
92
                  4'd3:
                            o_copro_read_data <= cacheable_area;
93
                  4'd4:
                            o_copro_read_data <= updateable_area;
94
                  4'd5:
                            o_copro_read_data <= disruptive_area;
95
                  4'd6:
                            o_copro_read_data <= {24'd0, fault_status };
96
                  4'd7:
                            o_copro_read_data <= fault_address;
97
                  default: o_copro_read_data <= 32'd0;
98
              endcase
99
    endmodule
```

Listing 9: Floop_sys_TEMP.v

```
1
   //-
2
   // Title
                      : Amber system
3
   // Project
                      : SHMAC
4
   //-
5
   // File
                      : amber_system_<acc module >.v
6
   // Author
                      : Asbjorn Djupdal <djupdal@idi.ntnu.no>, edited by
       Marton Teilgard
7
  11
                 for module generation
```

```
// Created
                    : 06.09.2013
   // Last modified : ??.06.2014
10
11
   // Description: Wishbone based system containing CPU, timer,
12
   // interrupt controller and tile register
13
   //
14
15
   // Copyright (c) 2013 by ARM/CARD
16
17
   // Modification history :
   // ??.07.2013 : created
18
19
20
   'include "common_defs.v"
21
22
23
   #0
24
     #(
25
       parameter tile_x = 4'b0,
26
       parameter tile_y = 4'b0,
27
       parameter cpu_id = 8'hff
28
29
30
        input wire
                           i_clk,
31
       input wire
                           i_rst,
32
33
       input wire
                           i_irq,
34
35
       input wire
                           i_system_rdy,
36
37
        output wire [31:0]
                           o_wb_adr,
38
       output wire [15:0]
                           o_wb_sel,
39
        output wire
                           o_wb_we,
40
       input wire [127:0]
                           i_wb_dat,
41
        output wire [127:0] o_wb_dat,
42
       output wire
                           o_wb_cyc,
43
        output wire
                            o_wb_stb,
44
       input wire
                           i_wb_ack,
45
       input wire
                           i_wb_err .
46
       output wire
                           o_ld_excl
47
48
49
       50
51
52
53
       wire
                           irq;
54
       wire
                            firq;
55
56
       wire [31:0]
                       in0_o_wbm_adr;
57
       wire [15:0]
                       in0_o_wbm_sel;
58
       wire
                   in0_o_wbm_we;
59
       wire [127:0]
                       in0_o_wbm_dat;
```

```
60
        wire
                     in0_o_wbm_cyc;
61
                     in0_o_wbm_stb;
        reg
62
        wire [127:0]
                         in0_i_wbm_dat;
63
64
65
        wire [31:0]
                         acc_o_wbm_adr;
        wire [15:0]
                         acc_o_wbm_sel;
66
67
        wire
                     acc_o_wbm_we;
68
        wire [127:0]
                         acc_o_wbm_dat;
69
                     acc_o_wbm_cyc;
        wire
70
        wire
                     acc_o_wbm_stb;
71
        wire [127:0]
                         acc_i_wbm_dat;
72
73
74
        reg [127:0]
                              wb_dat_r_cpu;
75
        wire [127:0]
                              wb_dat_r_tileregs;
76
        wire [127:0]
                              wb_dat_r_timer;
77
        wire [127:0]
                              wb_dat_r_irq;
78
        wire [127:0]
                              wb_dat_r_acc;
79
80
        reg
                              wb_ack_cpu;
81
        wire
                              wb_ack_tileregs;
82
        wire
                              wb_ack_timer;
83
        wire
                              wb_ack_irq;
                              wb_ack_acc;
84
        wire
85
86
                              wb_err_cpu;
        reg
87
        wire
                              wb_err_tileregs;
88
                              wb_err_timer;
        wire
89
        wire
                              wb_err_irq;
90
        wire
                              wb_err_acc;
91
92
        wire
                              wb_stb_cpu;
93
        reg
                              wb_stb_tileregs;
94
        reg
                              wb_stb_timer;
95
        reg
                              wb_stb_irq;
96
        reg
                              wb_stb_acc;
97
98
        wire [2:0]
                              irq_timers;
99
        wire
                     irq_acc;
100
        wire [31:1]
                              int_sources;
101
102
        wire [31:0]
                              tile_base = 'TILE_BASE;
                              tilereg = 'TILE_REGS;
103
        wire [15:0]
104
        wire [15:0]
                              timer_mod = 'TIMER;
                              int_ctrl = 'INT_CTRL;
105
        wire [15:0]
106
        wire [15:0]
                         acc = 'ACC;
107
        108
109
110
        a25_core u_amber
111
112
           .i-clk
                            (i-clk),
113
           . i_rst
                            (i_rst),
114
115
           .i_irq
                            (irq),
```

```
116
            .i_firq
                             (firq),
117
118
                             (i_system_rdy),
            . i_system_rdy
119
120
            .o_wb_adr
                             (in0_owbm_adr),
121
                             (in0_o_wbm_sel),
            .o_wb_sel
122
            .o_wb_we
                             (in0\_o\_wbm\_we),
123
                             (wb_dat_r_cpu),
            .i_wb_dat
124
            .o_wb_dat
                             (in0_owbm_dat),
125
            .o_wb_cyc
                             (in0_o_wbm_cyc),
126
            .o_wb_stb
                             (wb_stb_cpu),
127
            .i_wb_ack
                             (wb_ack_cpu),
128
            .i_wb_err
                             (wb_err_cpu),
129
            . o_ld_excl
                             (o_1d_exc1)
130
            );
131
132
        tile_regs
133
          #(
134
             .WB_DWIDTH (128),
135
             .WB_SWIDTH (16),
136
             .tile_x (tile_x),
137
             .tile_y (tile_y),
138
             .cpu_id (cpu_id)
139
        u_tile_regs
140
141
142
            .i_{clk} (i_{clk}),
143
            .i_rst(i_rst),
144
145
            .i_wb_adr (in0_o_wbm_adr),
146
            .i_wb_sel (in0_o_wbm_sel),
147
            .i_wb_we (in0_o_wbm_we),
148
            .o_wb_dat (wb_dat_r_tileregs),
149
            .i_wb_dat (in0_o_wbm_dat),
150
            .i_wb_cyc (in0_o_wbm_cyc),
151
            .i_wb_stb (wb_stb_tileregs),
152
            .o_wb_ack (wb_ack_tileregs),
153
            .o_wb_err (wb_err_tileregs)
154
155
        timer_module
156
157
158
             .WB_DWIDTH (128),
159
             .WB_SWIDTH (16)
160
161
        u_timer
162
163
            .i_clk (i_clk),
164
            .i_rst(i_rst),
165
166
            .i_wb_adr (in0_o_wbm_adr),
167
            .i_wb_sel (in0_o_wbm_sel),
168
            .i_wb_we (in0_o_wbm_we),
169
            .o_wb_dat (wb_dat_r_timer),
170
            .i_wb_dat (in0_o_wbm_dat),
171
            .i_wb_cyc (in0_o_wbm_cyc),
172
            .i_wb_stb (wb_stb_timer),
```

```
173
           .o_wb_ack (wb_ack_timer),
174
           .o_wb_err (wb_err_timer),
175
            .o_timer_int (irq_timers)
176
           );
177
178
        interrupt_controller
179
180
             .WB_DWIDTH (128),
181
             .WB_SWIDTH (16)
182
183
        u_irq_ctrl
184
185
           .i_{clk} (i_{clk}),
186
           .i_rst(i_rst),
187
188
           .i_wb_adr (in0_o_wbm_adr),
189
            .i_wb_sel (in0_o_wbm_sel),
190
            .i_wb_we (in0_o_wbm_we),
191
           .o_wb_dat (wb_dat_r_irq),
192
           .i_wb_dat (in0_o_wbm_dat),
193
           .i_wb_cyc (in0_o_wbm_cyc),
194
           .i_wb_stb (wb_stb_irq),
195
            .o_wb_ack (wb_ack_irq),
196
           .o_wb_err (wb_err_irq),
197
198
           .o_irq (irq),
199
           .o_firq (firq),
200
201
           .i_int_sources (int_sources)
202
203
204
       #1
205
       (
206
         .i_clk(i_clk),
207
         . i_rst(i_rst),
208
         .o_irq(irq_acc),
209
         .o_wbm_adr(acc_o_wbm_adr),
210
         .o_wbm_sel(acc_o_wbm_sel),
211
         .o_wbm_we(acc_o_wbm_we),
212
         .i_wbm_dat(acc_i_wbm_dat),
213
         .o_wbm_dat(acc_o_wbm_dat),
214
         .o_wbm_cyc(acc_o_wbm_cyc),
215
         .o_wbm_stb(acc_o_wbm_stb),
216
         .i_wbm_ack(acc_i_wbm_ack),
217
         .i_wbm_err(acc_i_wbm_err),
218
         .i_wbs_adr (in0_o_wbm_adr),
219
           .i_wbs_sel (in0_o_wbm_sel),
220
           .i_wbs_we (in0_o_wbm_we),
221
           .o_wbs_dat (wb_dat_r_acc),
222
           .i_wbs_dat (in0_o_wbm_dat),
223
           .i_wbs_cyc (in0_o_wbm_cyc),
224
            .i_wbs_stb (wb_stb_acc),
225
           .o_wbs_ack (wb_ack_acc),
226
           .o_wbs_err (wb_err_acc)
227
       );
228
229
       wb_arbiter u_arbiter (
```

```
230
         . i_rst(i_rst),
231
         .o_wbm_adr(o_wb_adr),
232
         .o_wbm_sel(o_wb_sel),
233
         .o_wbm_we(o_wb_we),
234
         .i_wbm_dat(i_wb_dat),
235
         .o_wbm_dat(o_wb_dat),
236
         .o_wbm_cyc(o_wb_cyc),
237
         .o_wbm_stb(o_wb_stb),
238
         .i_wbm_ack(i_wb_ack),
239
         .i_wbm_err(i_wb_err),
240
         .in0_o_wbm_adr(in0_o_wbm_adr),
241
         .in0_o_wbm_sel(in0_o_wbm_sel),
242
         .in0_{-0}_wbm_we(in0_{-0}_wbm_we),
243
         .in0_{-i}_{-w}bm_{-dat}(in0_{-i}_{-w}bm_{-dat})
244
         .in0_o_wbm_dat(in0_o_wbm_dat),
245
         .in0_o_wbm_cyc(in0_o_wbm_cyc),
246
         .in0_{-0}_{-w}bm_{-stb}(in0_{-0}_{-w}bm_{-stb}),
247
         .in0_{-i}_{-w}bm_{-ack}(in0_{-i}_{-w}bm_{-ack}),
248
         .in0_i_wbm_err(in0_i_wbm_err),
249
         .in1_o_wbm_adr(acc_o_wbm_adr),
250
         .in1_o_wbm_sel(acc_o_wbm_sel),
251
         .inl_o_wbm_we(acc_o_wbm_we),
252
         .inl_i_wbm_dat(acc_i_wbm_dat),
253
         .in1_o_wbm_dat(acc_o_wbm_dat),
254
         .inl_o_wbm_cyc(acc_o_wbm_cyc),
255
         .in1_o_wbm_stb(acc_o_wbm_stb),
256
         .in1_i_wbm_ack(acc_i_wbm_ack),
257
         .in1_i_wbm_err(acc_i_wbm_err)
258
       );
259
        260
261
262
        assign int_sources = {26'b0, irq_acc, irq_timers, i_irq};
263
264
        always @* begin
265
           // default is router
266
           wb_dat_r_cpu = in0_iwbm_dat;
267
           wb_ack_cpu = in0_i_wbm_ack;
268
           wb_err_cpu = in0_i_wbm_err;
269
           in0_o_wbm_stb = wb_stb_cpu;
270
           wb_stb_tileregs = 0;
271
           wb_stb_timer = 0;
272
           wb_stb_irq = 0;
273
         wb_stb_acc = 0;
274
           // override default for local wishbone addresses
275
276
           if(in0\_o\_wbm\_adr[31:16] == tile\_base[31:16]) begin
277
              case (in0_o_wbm_adr [15:12])
278
                tilereg[15:12]: begin
279
                    wb_dat_r_cpu = wb_dat_r_tileregs;
280
                    wb_ack_cpu = wb_ack_tileregs;
281
                    wb_err_cpu = wb_err_tileregs;
282
                   in0_owbm_stb = 0;
283
                    wb_stb_tileregs = wb_stb_cpu;
284
                end
285
```

```
286
                timer_mod[15:12]: begin
287
                    wb_dat_r_cpu = wb_dat_r_timer;
288
                    wb_ack_cpu = wb_ack_timer;
289
                    wb_err_cpu = wb_err_timer;
290
                    in0_owbm_stb = 0;
291
                    wb_stb_timer = wb_stb_cpu;
292
                end
293
294
                 int_ctrl[15:12]: begin
295
                    wb_dat_r_cpu = wb_dat_r_irq;
296
                    wb_ack_cpu = wb_ack_irq;
297
                    wb_err_cpu = wb_err_irq;
298
                    in0_owbm_stb = 0;
299
                    wb_stb_irq = wb_stb_cpu;
300
                end
301
302
             acc[15:12]: begin
303
                    wb_dat_r_cpu = wb_dat_r_acc;
304
                    wb_ack_cpu = wb_ack_acc;
305
                    wb_err_cpu = wb_err_acc;
306
                    in0_owbm_stb = 0;
307
                    wb_stb_acc = wb_stb_cpu;
308
                end
309
              endcase
310
           end
311
312
        end
313
314
     endmodule
```

Listing 10: floop_TEMP.v

```
1
 2
         input
                               i_clk,
 3
         input
                               i_rst,
 4
         output reg
                             o_irq,
 5
         // Wishbone Master I/F
 6
         output
                    [31:0]
                               o_wbm_adr,
 7
         output
                    [15:0]
                                  o_wbm_sel,
 8
         output
                             o_wbm_we,
 9
         input
                    [127:0]
                                  i_wbm_dat,
10
         output
                    [127:0]
                               o_wbm_dat,
11
         output
                             o_wbm_cyc,
12
         output
                               o_wbm_stb,
13
         input
                               i_wbm_ack,
14
         input
                               i_wbm_err,
15
         //wishbone Slave IF
16
         input
                    [31:0]
                                  i_wbs_adr,
17
         input
                    [15:0]
                                i_wbs_sel,
18
         input
                                  i_wbs_we,
         output reg [127:0]
19
                                  o_wbs_dat,
20
                    [127:0]
                               i_wbs_dat,
         input
21
         input
                                  i_wbs_cyc,
22
         input
                                    i_wbs_stb,
23
         output reg
                                    o_wbs_ack,
24
         output reg
                                  o_wbs_err
25
      );
```

```
26
27
      // statelist
28
      localparam IDLE = 4'h0,
29
            REC = 4'h1.
            ADRS = 4'h2.
30
31
            FETCH = 4'h3,
            CALC = 4'h4,
32
33
            STORE = 4'h5,
34
            IRQ = 4'h6;
35
36
      //control registers
37
      reg [31:0]
                     options;
38
      reg [31:0]
                      main_i;
39
      reg [31:0]
                      in_adr;
40
                      out_adr;
      reg [31:0]
41
      reg [3:0]
                   state;
42
                 reset_buffer;
43
44
      // accelerator control
45
      reg acc_start;
46
      wire acc_rdy;
47
      wire [31:0] acc_opt;
48
49
      //wishbone master buffer IF
50
      reg [31:0] buf_input_adr;
      reg [31:0] buf_output_adr;
51
52
      reg buf_set_adr;
53
      reg buf_read_input;
54
      reg buf_write_output;
55
      reg buf_last_read;
      wire buf_stall;
56
57
      wire buf_rst;
58
59
      #0
60
        .i_{clk}(i_{clk}),
61
        .i_rst(buf_rst),
62
        .i_input_adr(in_adr),
63
        .i_output_adr(out_adr),
64
        .i_set_adr(buf_set_adr),
65
        .i_read_input(buf_read_input),
66
        .i_write_output(buf_write_output),
67
        .i_last_read(buf_last_read),
68
        .o_stall(buf_stall),
69
        .o_wbm_adr(o_wbm_adr),
70
        .o_wbm_sel(o_wbm_sel),
71
        .o_wbm_we(o_wbm_we),
72
        .i_wbm_dat(i_wbm_dat),
73
        .o_wbm_dat(o_wbm_dat),
74
        .o_wbm_cyc(o_wbm_cyc),
75
        .o_wbm_stb(o_wbm_stb),
76
        .i_wbm_ack(i_wbm_ack),
77
        .i_wbm_err(i_wbm_err),
78
79
        .i_clk (i_clk),
80
        .i_rst (i_rst),
81
        .i_start (acc_start),
82
        .i_opt (options),
```

```
83
          .o_rdy (acc_rdy),
 84
          #2
 85
       );
 86
        //assign signals
 87
        assign buf_rst = i_rst || reset_buffer;
 88
 89
        // main operation
 90
        always @(posedge i_clk)
 91
        begin
 92
          if(i_rst)
 93
          begin
 94
            o_wbs_dat \ll 'h0;
            o_wbs_ack \ll 'h0;
 95
            o_wbs_err <= 'h0;
96
97
            options <= 'h0;
            main_i <= 'h0;
98
            in_a dr \ll 'h0;
99
            out_adr <= 'h0;
100
101
            state = IDLE;
102
            //wb buffer reset
103
            reset_buffer \ll 0;
104
            buf_input_adr <= 'h0;
            buf_output_adr <= 'h0;
105
            buf_set_adr \ll 'h0;
106
107
            buf_read_input <= 'h0;
108
            buf_write_output <= 'h0;</pre>
            b\,u\,f\,{}_{-}l\,a\,s\,t\,{}_{-}r\,e\,a\,d\ <=\ 'h0\,;
109
110
111
          end // reset
112
          else
113
          begin
114
            case (state)
              IDLE:
115
116
               begin
117
                 o_irq \ll 0;
118
                 reset_buffer <= 0;
119
                 buf_last_read \ll 0;
120
                 if (i_wbs_stb)
121
                   state = REC;
122
               end
123
              REC:
124
               begin
125
                 if(i_wbs_stb)
126
                 begin
127
                   if (!o_wbs_ack)
128
                   begin
129
                      if(i_wbs_adr[11:4] == 8'h00)
130
                      begin
131
                        if (i_wbs_sel[3])
132
                        begin
133
                          options \leq i_wbs_dat[31:0];
134
                          buf_set_adr \ll 1;
135
                          state = ADRS;
136
                        end
137
                        if(i_wbs_sel[7])
138
                          main_i \le i_wbs_dat[63:32];
139
                        if (i_wbs_sel[11])
```

```
140
                          in_adr \le i_wbs_dat[95:64];
141
                        if(i_wbs_sel[15])
142
                          out_adr \le i_wbs_dat[127:96];
143
                        o_wbs_ack \ll 1;
144
                     end
145
                   end
146
                   else
147
                     o_wbs_ack \ll 0;
148
                 end
149
                 else
150
                   o_wbs_ack \ll 0;
              end//rec
151
152
              ADRS:
153
              begin
154
                 buf_set_adr \ll 0;
155
                 o_wbs_ack \ll 0;
156
                 if (! buf_stall)
157
                 begin
158
                   buf_read_input <= 1;
159
                   if(main_i == 1)
160
                     buf_1ast_read \ll 1;
                   state = FETCH;
161
162
                 end
              end//ADRS
163
              FETCH:
164
165
              begin
                 if (! buf_stall)
166
167
                   if (buf_read_input)
168
                     buf_read_input <= 0;
169
                   else
170
                   begin
171
                     acc_start \ll 1;
172
                     state = CALC;
173
                   end
174
              end//FETCH
175
              CALC:
176
              begin
177
                 acc_start \le 0;
178
                 if (acc_rdy)
179
                 begin
180
                   buf_write_output <= 1;</pre>
181
                   main_i \le main_i -1;
182
                   state = STORE;
183
                 end
              end //CALC
184
185
              STORE:
186
              begin
187
                 if (buf_write_output)
188
                   buf_write_output <= 0;
189
                 else
190
                 begin
191
                   if(main_i == 0)
192
                      state = IRQ;
193
                   else if (main_i == 1)
194
                   begin
195
                     if (! buf_stall)
196
                     begin
```

```
197
                       buf_read_input <= 1;
198
                       buf_last_read \ll 1;
199
                        state = FETCH;
200
                     end
201
                   end
202
                   else
203
                   begin
204
                     buf_read_input <= 1;
205
                     state = FETCH;
206
                   end
207
                end
              end //STORE
208
209
              IRQ:
210
              begin
211
                 if (! buf_stall)
212
                 begin
213
                   reset_buffer \ll 1;
214
                   o_irq \ll 1;
215
                   state = IDLE;
216
                end
217
              end //IRQ
218
            endcase
219
          end//normal op
220
       end//@i_clk
221
     endmodule
```

Listing 11: slave_sys_TEMP.v

```
1
      wire [127:0]
                             wb_dat_r_acc;
 2
      wire
                             wb_ack_acc;
 3
      wire
                             wb_err_acc;
 4
      reg
                             wb_stb_acc;
 5
      wire
                     irq_acc;
 6
        wire [15:0]
                           acc = 'ACC;
 7
 8
      assign int_sources = {26'b0, irq_acc, irq_timers, i_irq};
9
10
      #0
11
        .i_clk(i_clk),
12
        . i_rst(i_rst),
13
        .i_wb_adr (o_wb_adr),
14
           .i_-wb_-sel (o_wb_sel),
15
           .i_wb_we (o_wb_we),
16
           .o_wb_dat (wb_dat_r_acc),
17
           .i_wb_dat (o_wb_dat),
18
           .i_wb_cyc (o_wb_cyc),
19
           .i_wb_stb (wb_stb_acc),
20
           .o_wb_ack (wb_ack_acc),
21
           .o_wb_err (wb_err_acc),
22
        .o_irq (irq_acc)
23
24
25
26
27
      #1
28
29
                acc[15:12]: begin
```

Listing 12: slave_TEMP.v

```
1
2
   //
                                                                 //
   //
3
       Slave Interface Module
                                                                 //
4
   //
                                                                 //
5
   // Description
                                                                 //
6
   //
       This is a generated Accelerator interface module connected
                                                                 //
7
   //
       To the Amber Cores wishbone interface in the SHMAC system
                                                                 //
8
   //
                                                                 //
9
   //
       Author(s):
                                                                 //
   //
10
           - Marton Teilgard, mteilgard@gmail.com
                                                               //
   //
11
                                                                 //
   12
13
14
   'include "common_defs.v"
15
16
17
   //ACC IF parameters generated
18
   #0
19
20
       input
                             i_clk,
21
       input
                             i_rst,
22
       input [31:0]
                             i_wb_adr,
23
       input [15:0]
                           i_wb_sel,
24
       input
                             i_wb_we,
25
       output reg [127:0]
                             o_wb_dat,
26
       input [127:0]
                           i_wb_dat,
27
       input
                             i_wb_cyc,
28
       input
                             i_wb_stb,
29
       output
                             o_wb_ack,
30
       output
                             o_wb_err,
31
     output
                           o_irq
32
     );
33
34
35
     reg [31:0] acc_in [0:('ACC_INPUTS - 1)];
36
     reg [31:0] acc_out[0:(ACC_OUTPUTS - 1)];
     reg [31:0] acc_opt;
37
38
     reg acc_start;
39
     wire acc_rdy;
40
41
     assign o_irq = acc_rdy;
42
     //Output wires generated
43
44
     .i_{clk} (i_{clk}),
45
     . i_rst (i_rst),
46
     .i_start (acc_start),
47
     .i_opt (acc_opt),
48
     .o_rdy (acc_rdy),
```

```
49
      #2
50
    );
       // Wishbone interface
51
52
       wire
                                                  wb_start_write;
53
       wire
                                                  wb_start_read;
                                                  wb_start_read_d1 = 'd0;
54
       reg
55
56
57
       // Wishbone Interface
58
       59
60
61
       // Can't start a write while a read is completing. The ack for the read
            cycle
62
       // needs to be sent first
63
       assign wb_start_write = i_wb_stb && i_wb_we && !wb_start_read_d1;
64
       assign wb_start_read = i_wb_stb && !i_wb_we && !o_wb_ack;
65
       always @( posedge i_clk or posedge i_rst) begin
66
67
          if (i_rst)
68
            wb_start_read_d1 \ll 1'b0;
69
          else
70
            wb_start_read_d1 <= wb_start_read;
71
       end
72.
73
       assign o_wb_err = 1'd0;
74
       assign o_wb_ack = i_wb_stb && ( wb_start_write || wb_start_read_d1 );
75
76
77
      always @(posedge acc_rdy)
78
      begin
79
      #3
80
      end
81
       // Register Writes
82
83
       84
      always @( posedge i_clk or posedge i_rst) begin
85
      if (i_rst)
      begin // ACC IF generate this list
86
87
            acc_start <= 'h0;
88
      end
89
        else
90
      begin
91
        if (acc_start)
92
          acc_start \le 0;
93
            if (wb_start_write && !i_wb_adr[11])
94
95
            if (i_wb_sel[3])
96
              acc_{in}[\{i_wb_adr[10:4], 2'b00\}] \le i_wb_dat[31:0];
97
            if (i_wb_sel[7])
98
              acc_{in}[\{i_wb_adr[10:4], 2'b01\}] \le i_wb_dat[63:32];
99
            if (i_wb_sel[11])
100
              acc_{in}[\{i_wb_adr[10:4], 2'b10\}] \le i_wb_dat[95:64];
101
            if (i_wb_sel[15])
102
            begin
103
              if(i_wb_adr[10:2] == 9'h1ff)
104
             begin
```

```
105
                   acc_opt \le i_wb_dat[127:96];
106
                   acc_start \ll 1;
107
                end
108
                else
109
                   acc_{in}[\{i_wb_adr[10:4], 2'b11\}] \le i_wb_dat[127:96];
110
              end
111
            end
112
         end
113
       end
114
115
        // Register Reads
116
117
118
        always @( posedge i_clk or posedge i_rst ) begin
119
            if (i_rst)
120
               o_wb_dat <= 127'h0;
121
            else
122
         begin
123
            if (wb_start_read && i_wb_adr[11])
124
            begin
125
              if(i_wb_sel[3])
                o_wb_dat[31:0] \le acc_out[\{i_wb_adr[10:4], 2'b00\}];
126
127
              if (i_wb_sel[7])
                o_wb_dat[63:32] \le acc_out[\{i_wb_adr[10:4],2'b01\}];
128
129
              if (i_wb_sel[11])
130
                o_wb_dat[95:64] \le acc_out[\{i_wb_adr[10:4],2'b10\}];
131
              if (i_wb_sel [15])
132
                o_wb_dat[127:96] \le acc_out[\{i_wb_adr[10:4],2'b11\}];
133
            end
134
135
              o_wb_dat[127:0] <= 128'b0;
136
         end
137
        end
138
139
     endmodule
```

Listing 13: wb_arbiter_TEMP.v

```
1
   'timescale 1ns / 1ps
2
   3
   // Company:
4
   // Engineer:
5
   //
                    16:52:09 05/03/2014
   // Create Date:
7
   // Design Name:
   // Module Name:
                    wb_arbiter
9
   // Project Name:
10
   // Target Devices:
11
   // Tool versions:
12
   // Description: This is a basic two input, one output round robin wishbone
        master
13
   // arbiter. It checks on start and end of cycle on the wb_cyc signals of
      the two
14
   // masters, and therefore it supports multi-read/write-cycle operations
       without interrupting
15
   // the transfer.
```

```
16
   // Dependencies:
17
   //
   // Revision:
18
19
   // Revision 0.01 - File Created
   // Additional Comments:
20
21
22
    23
    module wb_arbiter(
24
      input
                              i_rst,
25
26
      // Wishbone Master I/F
27
      output
                [31:0]
                                o_wbm_adr,
28
                [15:0]
                                o_wbm_sel,
      output
29
      output
                              o_wbm_we,
30
                [127:0]
                                i_wbm_dat,
      input
31
      output
                [127:0]
                              o_wbm_dat,
32
      output
                                o_wbm_cyc,
33
      output
                              o_wbm_stb,
34
                              i_wbm_ack,
      input
35
      input
                              i_wbm_err,
36
      //in0
37
38
      input
              [31:0]
                                 in0_o_wbm_adr,
39
      input
                [15:0]
                                in0_o_wbm_sel,
40
      input
                                in0_o_wbm_we,
                [127:0]
41
      output
                                in0_i_wbm_dat,
42
      input
                [127:0]
                              in0_o_wbm_dat,
43
      input
                                in0_o_wbm_cyc,
44
      input
                                 in0_o_wbm_stb,
45
      output
                                in0_i_wbm_ack,
46
      output
                                in0_i_wbm_err,
47
48
      //in1
49
      input
              [31:0]
                                 in1_o_wbm_adr,
50
      input
                [15:0]
                                 in1_o_wbm_sel,
51
      input
                                in1_o_wbm_we,
52
      output
                [127:0]
                                 in1_i_wbm_dat,
53
      input
                [127:0]
                              in1_o_wbm_dat,
54
      input
                                in1_o_wbm_cyc,
55
      input
                                in1_o_wbm_stb,
56
      output
                                in1_i_wbm_ack.
57
      output
                                in1_i_wbm_err
58
59
    );
60
61
      reg sel;
62
      reg cyc0;
63
      reg cyc1;
64
      wire cyc;
65
66
      // outputs
67
      assign o_wbm_adr = (sel) ? in1_o_wbm_adr : in0_o_wbm_adr;
68
      assign o_wbm_sel = (sel)? in1_o_wbm_sel: in0_o_wbm_sel;
      assign o_wbm_we = (sel) ? inl_o_wbm_we : inl_o_wbm_we;
69
      assign o_wbm_dat = (sel) ? in1_o_wbm_dat : in0_o_wbm_dat;
70
71
      assign o_wbm_cyc = (sel) ? in1_o_wbm_cyc : in0_o_wbm_cyc;
```

```
72
       assign o_wbm_stb = (sel) ? inl_o_wbm_stb : in0_o_wbm_stb;
73
74
       //inputs
75
       assign in0\_i\_wbm\_dat = (sel) ? 127'h0 : i\_wbm\_dat;
76
       assign in1_i_wbm_dat = (sel) ? i_wbm_dat: 127'h0;
 77
       assign in0_i_wbm_ack = (sel) ? 0 : i_wbm_ack;
78
       assign in1_i_wbm_ack = (sel) ? i_wbm_ack: 0;
 79
       assign in0_i_wbm_err = (sel) ? 0 : i_wbm_err;
       assign in1_i_wbm_err = (sel) ? i_wbm_err: 0;
 80
81
 82
       assign cyc = cyc0 || cyc1;
 83
 84
       always @*
85
       if(i_rst)
 86
       begin
 87
         sel \ll 0;
 88
         cyc0 \ll 0;
89
         cyc1 \ll 0;
 90
       end
 91
       else
 92
       begin
 93
         if (!cyc)
 94
         begin
 95
            if (in0_o_wbm_cyc)
 96
            begin
 97
              sel \ll 0;
98
              cyc0 \ll 1;
99
            end
100
            if (in1_o_wbm_cyc)
101
            begin
102
              sel <= 1;
103
              cyc1 \ll 1;
104
            end
105
         end
106
          else
107
         begin
108
            if (cyc0)
109
            begin
110
              if (!in0_o_wbm_cyc)
111
                if (in1_o_wbm_cyc)
112
                begin
113
                  se1 \ll 1;
114
                  cyc1 \ll 1;
115
                end
116
                else
117
                  cyc0 \ll 0;
118
            end
119
            if (cyc1)
120
            begin
121
              if (!in1_o_wbm_cyc)
122
                if (in0_o_wbm_cyc)
123
                begin
124
                  sel \ll 0;
                  cyc0 \ll 1;
125
126
                end
127
                else
128
                  cyc1 \ll 0;
```

```
129 end
130 end
131 end
132 endmodule
```

Listing 14: wb_buffer_TEMP.v

```
1
 2
      input i_clk,
 3
      input i_rst,
 4
 5
               [31:0]
      input
                          i_input_adr,
 6
      input
               [31:0]
                          i_output_adr,
 7
      input
                      i_set_adr,
 8
      input
                        i_read_input,
 Q
                        i_write_output,
      input
10
      input
                      i_last_read,
11
      output
                        o_stall,
12
      //wishbone IF here
13
                              o_wbm_adr,
      output reg
                  [31:0]
14
                              o_wbm_sel,
      output reg
                   [15:0]
15
      output reg
                              o_wbm_we,
                 [127:0]
16
      input
                            i_wbm_dat,
17
      output
                 [127:0]
                            o_wbm_dat,
18
      output reg
                              o_wbm_cyc,
19
      output reg
                               o_wbm_stb,
20
      input
                            i_wbm_ack,
21
      input
                            i_wbm_err,
22
      // script generated interface
23
24
      );
25
26
      //regs
27
      reg [31:0]
                   input_adr;
28
      reg [31:0]
                   output_adr;
29
      reg [31:0]
                   output_buffer [0: 'ACC_OUTPUTS-1];
30
      reg [31:0]
                   output_fifo
                                   [0: 'OUTQUEUESIZE-1];
31
      reg [31:0]
                   input_fifo
                                   [0: 'INQUEUESIZE-1];
32
      reg [31:0]
                   read_buffer
                                   [0:3];
33
      reg [31:0]
                   write_buffer
                                  [0:3];
34
      integer
                 out_i; //TODO generate size of these?
35
                 in_{-i};
      integer
36
               new_dataout;
      reg
37
               new_datain;
      reg
38
               read;
      reg
39
      reg
               first_read;
40
               read_stall;
      reg
41
               write_stall;
      reg
42
               write;
      reg
43
      integer i;
44
45
      assign o_stall = read_stall || write_stall;
46
      assign o_wbm_dat [31:0] = write_buffer[0];
47
      assign o_wbm_dat [63:32] = write_buffer[1];
48
      assign o_wbm_dat [95:64] = write_buffer[2];
49
      assign o_wbm_dat [127:96] = write_buffer[3];
50
```

```
51
       always @(posedge i_clk or posedge i_rst)
52
       begin
         if (i_rst)
53
54
         begin
55
            for (i=0; i<`ACC\_OUTPUTS; i=i+1)
              output_buffer[i] = 'h0;
56
57
            for (i=0; i<4; i=i+1)
58
              write_buffer[i] = 'h0;
59
            for (i=0; i< OUTQUEUESIZE; i=i+1)
60
              output_fifo[i] = 'h0;
61
            for (i=0; i<'INQUEUESIZE; i=i+1)
62
              input_fifo[i] = 'h0;
            out_i = 'h0;
63
            in_i = 'h0;
64
65
            new_dataout = 'h0;
            new_datain = 'h0;
66
            read_stall = 'h1;
67
            write_stall = 'h0;
68
69
            read = 'h0;
            first_read = 'h0;
70
71
            input_adr = 'h0;
72
            output_adr = 'h0;
73
            //wb rst
74
            o_wbm_adr \ll 'h0;
75
            o_wbm_sel \ll 'h0;
76
            o_wbm_we \ll 'h0;
77
            o_wbm_cyc \ll 'h0;
            o_wbm_stb  <= 'h0;
78
79
            write = 'h0;
80
         end//rst
81
         else
82
         begin
83
            if(i_set_adr)
84
            begin
85
              input_adr = i_input_adr;
86
              output_adr = i_output_adr;
87
              read_stall = 1;
88
              read = 1;
89
              first_read = 1;
90
91
            else if (!o_stall)
92
            begin
93
              if (i_read_input)
94
              begin
95
                for (i = 0; i < \text{'INQUEUESIZE} - \text{'ACC}_{\text{INPUTS}}; i = i+1)
96
97
                   input_fifo[i] = input_fifo[i+'ACC_INPUTS];
                in_i = in_i - 'ACC_INPUTS;
98
99
                read_stall = 1;
100
              end //read input
101
              if (i_write_output)
102
              begin
103
                write_stall = 1;
104
                new_dataout = 1;
105
106
              end//write out
107
            end//if not stalls
```

```
108
            else // stalls
109
            begin
110
              if (write_stall)
111
              begin
112
                if (new_dataout)
113
                begin
                  for (i = 0; i < ACC\_OUTPUTS; i = i+1)
114
115
                  begin
116
                     output_fifo[out_i] = output_buffer[i];
117
                     out_i = out_i + 1;
118
                  end
119
                  new_dataout = 0;
120
                end // new dataout
121
                if (write)
122
                begin
123
                  // write to wbm
124
                  if(o_wbm_stb == 0)
125
                  begin
126
                     o_wbm_adr <= output_adr;
127
                     o_wbm_sel <= 16'hffff;
128
                     o_wbm_cyc \ll 1;
129
                     o_wbm_stb \ll 1;
130
                     o_wbm_we \ll 1;
                  end//strobe == 0
131
132
                  else if (i_wbm_ack)
133
                     begin
134
                       output_adr = output_adr + 'h10;
135
                       write = 0;
136
                       for (i=0; i<4; i=i+1)
137
                         write_buffer[i] = 'h0;
                       o_wbm_adr <= 32'h0000;
138
139
                       o_wbm_sel <= 16'h0000;
140
                       o_wbm_cyc \ll 0;
141
                       o_wbm_stb \ll 0;
142
                       o_wbm_we \ll 0;
143
                     end//ack
144
                end//write
145
                else if (out_i > 3)
146
                begin
                  for (i = 0; i < 4; i = i+1)
147
                     write_buffer[i] = output_fifo[i];
148
149
                   for (i = 0; i < \text{OUTQUEUESIZE}-4; i = i+1)
150
                     output_fifo[i] = output_fifo[i+4];
151
                   out_i = out_i - 4;
152
                   write = 1;
153
                end
154
                else if (i_last_read)
155
                begin
156
                  case (out_i)
157
                     'h0: write_stall = 0;
158
                     'h1:
159
                     begin
160
                       write_buffer[0] = output_fifo[0];
161
                       write_buffer[1] = 32'h0;
162
                       write_buffer[2] = 32'h0;
163
                       write_buffer[3] = 32'h0;
164
                       write = 1;
```

155

```
165
                     end
166
                     'h2:
167
                     begin
168
                       write_buffer[0] = output_fifo[0];
                       write_buffer[1] = output_fifo[1];
169
                       write_buffer[2] = 32'h0;
170
171
                       write_buffer[3] = 32'h0;
172
                       write = 1;
173
                     end
174
                     'h3:
175
                     begin
176
                       write_buffer[0] = output_fifo[0];
177
                       write_buffer[1] = output_fifo[1];
178
                       write_buffer[2] = output_fifo[2];
179
                       write_buffer[3] = 32'h0;
180
                       write = 1;
181
                     end
182
                  endcase
183
                   out_i = 0;
                end//last_read
184
185
                else
                   write_stall = 0;
186
187
              end//o_write_stall
188
              else
                    //o_read_stall
189
              begin
190
                if (first_read)
191
                begin
192
                  if (read)
193
                  begin
194
                     if (!o_wbm_stb)
195
                     begin
196
                       o_wbm_adr <= input_adr;
197
                       o_wbm_sel <= 16'hffff;
198
                       o_wbm_cyc \ll 1;
199
                       o_wbm_stb \ll 1;
200
                       o_wbm_we \ll 0;
201
                     end //! strobe
202
                     else if (i_wbm_ack)
203
                     begin
204
                       o_wbm_adr \ll 0;
205
                       o_wbm_sel \ll 16'h0;
206
                       o_wbm_cyc \ll 0;
207
                       o_wbm_stb \ll 0;
208
                       o_wbm_we \ll 0;
209
210
                       read_buffer[0] = i_wbm_dat[31:0];
211
                       read_buffer[1] = i_wbm_dat[63:32];
212
                       read_buffer[2] = i_wbm_dat[95:64];
213
                       read_buffer[3] = i_wbm_dat[127:96];
214
                       input_adr = input_adr + 'h10;
215
                       new_datain = 1;
216
                       read = 0;
217
                     end
218
219
                  end // read
220
                   else if (new_datain)
221
                  begin
```

```
222
                    for (i = 0; i < 4; i = i + 1)
223
                    begin
224
                      input_fifo[in_i] = read_buffer[i];
225
                      in_i = in_i + 1;
226
                    end
227
                    new_datain = 0;
228
                    if(in_i >= 'ACC_INPUTS || i_last_read)
229
                      read_stall = 0;
230
                    else
231
                      read = 1;
232
                  end
233
                  else if (in_i < 'ACC_INPUTS)
234
                   read = 1;
235
                  else
236
                    read_stall = 0;
237
               end//first read
238
             end//read_stall
239
           end//else stalls
240
         end//rst else
241
       end//posedge i_clk
242
243
     endmodule
```

157

.3 AppendixC: Area calculations

Table 1: Area calculations for Coprocessor IFM

Module	Nr of slice registers	Nr of slice luts
coproc IFM with acc 4 4 IO	460	183
coproc IFM with acc 4 1 IO	364	102
coproc IFM with acc 1 4 IO	364	214
base size	204	116,3333333333
size of one input	32	-10,3333333333
size of one output	32	27

Table 2: Area calculations for Slave IFM

Module	Nr of slice registers	Nr of slice luts
Slave IFM with acc 4 4 IO	418	301
Slave IFM with acc 4 1 IO	322	208
Slave IFM with acc 1 4 IO	322	234
base size	162	87,6666666667
size of one input	32	22,3333333333
size of one output	32	31

 Table 3: Area calculations for For loop IFM

Module	Nr of slice registers	Nr of slice luts
Floop IFM with acc 4 4 IO	1301	3162
floop IFM with acc 4 1 IO	1204	1516
floop IFM with acc 1 4 IO	1205	3174
base size	1043,6666666667	983,3333333333
size of one input	32	-4
size of one output	32,3333333333	548,6666666667
wb_arbiter	3	444
Constant for size calc	Nr of slice registers	Nr of slice luts
base size	1046,67	1427,33
size of one input	32,00	-4,00
size of one output	32,33	548,67

159