

Magne Værnes

Trade-offs between Performance and Robustness for Ultra Low Power/Low Energy Subthreshold D flip-flops in 65nm CMOS

Trondheim, June 2013

