

Spec

The objective of this project is to model and design a 50MS/s, 9-bit pipelined ADC in a 3D CMOS technology.


The project consists of the following tasks:

- Perform a literature survey of pipelined ADCs to establish current-state-of-the-art
- Analyze and compare published work
- Develop a behavioral model of the ADC and use the model for deriving specifications of the individual blocks
- Study the characteristics of the 3D CMOS technology
- Design the ADC at transistor level and characterize the performance by simulations
- Perform part of the layout to enable characterization of TSV parasitics and back-annotate to schematics simulations
- $\pm 100\text{mV}$ swing




NTNU
Norwegian University of
Science and Technology

stage1






FFT ideal switches



FFT real switches



CBSC

