



Master's thesis

Johan Arthur Øvergaard

Construction of digital integer arithmetic

FPGA implementation of high throughput pipelined division circuit

Trondheim, June 2009

NTNU
Norwegian University of Science and Technology
Faculty of Information Technology, Mathematics and
Electrical Engineering
Department of Electronics and Telecommunications