

Vectorized 128-bit Input FP16/FP32/ FP64 Floating-Point Multiplier

Espen Stenersen

Master of Science in ElectronicsSubmission date: June 2008Supervisor:Per Gunnar Kjeldsberg, IETCo-supervisor:Torstein Dybdal, ARM Norway AS

Norwegian University of Science and Technology Department of Electronics and Telecommunications

Problem Description

In 3D graphics, several floating-point formats are used in computations. The task is to make a floating-point multiplier with the current features:

- 256-bit input vector and 128-bit output.
- Supporting FP16/FP32/FP64 inputs.
- IEEE754 conforming.
- 5 step pipeline.
- Simple handshake interface.

Depending on input formats the following operations should be performed:

- Vec4 FP16 multiply uses a 128-bit input vector, and produces a 64-bit output vector.
- Vec4 FP32 multiply uses a 256-bit input vector, and produces a 128-bit output vector.
- Vec2 FP64 multiply uses a 256-bit input vector, and produces a 128-bit output vector.

The assignment is a continuation of the project task, where different floating-point multiplier architectures were proposed, analyzed and evaluated. Based on this, further analysis has to be made before an architecture is chosen. Implement the chosen architecture at register transfer level, for testing and synthesis.

Assignment given: 15. January 2008 Supervisor: Per Gunnar Kjeldsberg, IET

Abstract

3D graphic accelerators are often limited by their floating-point performance. A Graphic Processing Unit (GPU) has several specialized floating-point units to achieve high throughput and performance. The floating-point units consume a large part of total area and power consumption, and hence architectural choices are important to evaluate when implementing the design. GPUs are specially tuned for performing a set of operations on large sets of data. The task of a 3D graphic solution is to render a image or a scene. The scene contains geometric primitives as well as descriptions of the light, the way each object reflects light and the viewer position and orientation.

This thesis evaluates four different pipelined, vectorized floating-point multipliers, supporting 16-bit, 32-bit and 64-bit floating-point numbers. The architectures are compared concerning area usage, power consumption and performance. Two of the architectures are implemented at Register Transfer Level (RTL), tested and synthesized, to see if assumptions made in the estimation methodologies are accurate enough to select the best architecture to implement given a set of architectures and constraints. The first architecture trades area for lower power consumption with a throughput of $38.4 \ Gbit/s$ at 300MHz clock frequency, and the second architecture trades power for smaller area with equal throughput. The two architectures are synthesized at 200MHz, 300MHz and 400MHz clock frequency, in a 65nm low-power standard cell library and a 90nm general purpose library, and for different input data format distributions, to compare area and power results at different clock frequencies, input data distributions and target technology.

Architecture one has lower power consumption than architecture two at all clock frequencies and input data format distributions. At 300MHz, architecture one has a total power consumption of 1.9210mW at 65nm, and 15.4090mW at 90nm. Architecture two has a total power consumption of 7.3569mW at 65nm, and 17.4640mW at 90nm. Architecture two requires less area than architecture one at all clock frequencies. At 300MHz, architecture one has a total area of $59816.4414\mu m^2$ at 65nm, and $116362.0625\mu m^2$ at 90nm. Architecture two has a total area of $50843.0\mu m^2$ at 65nm, and $95242.0469\mu m^2$ at 90nm.

Preface

This thesis concludes my Master's degree in Electrical Engineering at Norwegian University of Science and Technology (NTNU), and is a continuation of my 2007 autumn project. The assignment is given by ARM Norway, and involves research, implementation, testing and synthesis of a vectorized floating-point multiplier. The work was carried out from January 2008 to June 2008, and the topic was interesting, challenging and very instructive.

I spent a lot of time researching floating-point implementations in hardware, especially floating-point rounding, in addition to power consumption in sub-micron technologies. IEEE specifies a detailed standard for binary floating-point arithmetic, but leaves the implementation completely to the designer. Two different vectorized floating-point multipliers was implemented using the Verilog Hardware Description Language, which I had little knowledge of before starting this assignment. A significant amount of time was spent developing a sufficient testplan for the designs, and by researching and understanding the tools used for synthesis and the Tcl scripting language. Working on this thesis, I learned much about floating-point arithmetic in hardware, the synthesis and optimization process, and power consumption in different target technologies. I also gained further knowledge of digital design in general, and the Verilog Hardware Description Language.

A special thank goes to my supervisors, Associate Professor Per Gunnar Kjeldsberg (NTNU), and Torstein Hernes Dybdahl (ARM) for their guidance, feedback and interest in this assignment. I would also like to thank my fellow students for comments and constructive questions, my family and friends.

Espen Stenersen Trondheim, June 2008.

Contents

1	Inti	roduction 1
	1.1	Floating-Point Multiplication
	1.2	Power and Area Optimized Designs
		1.2.1 Low Power Design $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 4$
		1.2.2 Area Optimized Design
	1.3	High-Speed Multiplication
	1.4	Architecture Search-space Exploration
		1.4.1 Power Consumption $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 7$
		1.4.2 Area Usage
		1.4.3 Throughput and Delay
	1.5	Proposed Architectures
		1.5.1 Architecture One
		1.5.2 Architecture Two
		1.5.3 Architecture Three $\ldots \ldots 10$
		1.5.4 Architecture Four
	1.6	Thesis Organization and Main Contributions
2	Arc	chitecture Estimations 13
	2.1	Power Estimation Methodology
	2.2	Power Estimation
	2.3	Area Estimation
	2.4	Performance Estimation
	2.5	Trade-Off Considerations
3	Imr	plementation 25
Ŭ	3.1	Choosing Architecture
	3.2	0
	3.2	Vectorized Floating-Point Multiplier
	3.2	Vectorized Floating-Point Multiplier263.2.1Inputs27
	3.2	Vectorized Floating-Point Multiplier263.2.1Inputs273.2.2Outputs29
		Vectorized Floating-Point Multiplier263.2.1Inputs273.2.2Outputs293.2.3Architecture Description29
	3.2 3.3	Vectorized Floating-Point Multiplier263.2.1Inputs273.2.2Outputs29

4	Syn	thesis Results	39
	4.1	$\operatorname{Synopsys}^{\mathbb{R}}$	39
		4.1.1 Static Power \ldots	40
		4.1.2 Dynamic Power	40
		4.1.3 Capturing Switching Activity for Synthesis	40
		4.1.4 Setting Design Constraints	41
	4.2	Architecture One	41
		4.2.1 Power	42
		4.2.2 Area	49
	4.3	Architecture Two	50
		4.3.1 Power	50
		4.3.2 Area	57
	4.4	Power Comparison	59
	4.5	Area Comparison	63
5	Cor	clusions	67
0	5.1	Estimation Methodologies	68
	$5.1 \\ 5.2$	Power Results	68
	5.2	Area Results	69
	5.4	Future Work Image: Constraint of the second sec	69
	0.1		00
Α	Arc	hitecture One Verilog Sources	73
в	Arc	hitecture Two Verilog Sources	119
Ъ	1110		110
С	Test	t Data Generator	145
D	Sim	ulation Sources	151
	D.1	Vectorized DesignWare floating-point multiplier Source	151
	D.2	Testbench Sources	
	D.3	Switching Activity Simulation Source	171

VI

List of Tables

2.1	Normalized leakage current for logic gates [1]	14
2.2	Significand multipliers static power consumption	16
2.3	Significand multipliers dynamic power consumption	16
2.4	Static power estimation of proposed architectures	17
2.5	Total power consumption, 256-bit input vector	18
2.6	Total power consumption, 128-bit input vector	19
2.7	Architecture area comparison, FA-cells and equivalent register-	
	size	21
3.1	Trade-off considerations.	26
3.2	Format encoding.	28
3.3	Rounding modes encoding	28
3.4	Rounding mode reduction	36
4.1	Architecture one, $65nm$ CMOS total power consumption	42
4.2	Architecture one, $65nm$ CMOS building blocks power con-	
	sumption.	43
4.3	Architecture one, $90nm$ CMOS total power consumption	44
4.4	Architecture one, $90nm$ CMOS building blocks power con-	
	sumption.	44
4.5	Architecture one, $65nm$ CMOS area usage	49
4.6	Architecture one, $90nm$ CMOS area usage	50
4.7	Architecture two, $65nm$ CMOS total power consumption	51
4.8	Architecture two, $65nm$ CMOS building blocks power con-	
	sumption.	51
4.9	Architecture two, $90nm$ CMOS total power consumption	52
4.10	Architecture two, $90nm$ CMOS building blocks power con-	
	sumption.	52
	Architecture two, $65nm$ CMOS area usage	58
4.12	Architecture two, $90nm$ CMOS area usage	58

List of Figures

2.1	Full-Adder gate-level model.	15
2.2	Ratio of leakage power to total power in a $65nm$ CMOS library	-
	at different process corners, supply voltages and temeratures	
	[2]	15
2.3	Architecture power comparison	20
2.4	Architecture area comparison	21
2.5	Architecture latency comparison	23
3.1	Vectorized floating-point multiplier block diagram.	27
3.2	First input vector layout.	27
3.3	Second input vector layout.	27
3.4	Clear register layout	28
3.5	Product vector layout.	29
3.6	Exception register layout.	29
3.7	Vectorized floating-point multiplier simple timing diagram	29
3.8	Vectorized floating-point multiplier architecture drawing	30
3.9	Architecture one exponent unit	32
3.10	Architecture two exponent unit	32
3.11	Architecture one significand multiplier unit.	34
3.12	Architecture two significand multiplier unit.	34
3.13	Architecture one rounding and exception unit	35
	Architecture two rounding and exception unit	36
3.15	DW_vec_fp_mult block diagram.	37
4.1	Architecture one, $65nm$ CMOS power consumption	45
4.2	Architecture one, $90nm$ CMOS power consumption	47
4.3	Architecture one, $90nm$ and $65nm$ CMOS power comparison.	48
4.4	Architecture two, $65nm$ CMOS power consumption	54
4.5	Architecture two, $90nm$ CMOS power consumption	55
4.6	Architecture two, $90nm$ and $65nm$ CMOS power comparison.	56
4.7	65nm architecture power comparison	60
4.8	90nm architecture power comparison	61
4.9	Estimated vs. real power comparison.	62

4.10	65nm	CMOS	architecture	area	comparison.					65	
4.11	90nm	CMOS	$\operatorname{architecture}$	area	comparison.					66	

Chapter 1 Introduction

Floating-point numbers are frequently used in scientific calculations, digital signal processing applications and in 3D graphics. In 3D graphics, floating-point performance are especially demanding and several floating-point number formats are used in computations. 3D graphics accelerators have a highly parallel structure that makes them more efficient for certain algorithms than general purpose processors. The 16-bit, 32-bit and 64-bit floating-point formats FP16, FP32 and FP64 are used for high dynamic range textures, that is, where light and dark textures are spanned over a large area. All formats can be used as vertex coordinates, and the FP64 format is the minimum for graphic processing units (GPUs) to be used in scientific calculations.

ARM Norway develops hardware graphic accelerators, specifically tuned for embedded system environments, supporting the OpenGL ES and OpenVG APIs, which focus on high performance and low power consumption [3]. MaliTM 200 with GP2 fully supports OpenGL ES v2.0, v1.1 and OpenVG v1.0. Detailed information about the MaliTM 3D Graphics System Solution can be found in [4]. OpenGL ES is a royalty-free cross-platform API for full function 2D and 3D graphics on embedded systems [5], and OpenVG is a royalty-free, cross-platform API that provides a low-level hardware acceleration interface for vector graphics libraries such as Flash and SVG [6].

The purpose of this floating-point multiplier is to support three different floating-point number formats, FP16, FP32 and FP64. It is a vectorized floating-point multiplier in the sense that the input vector is a vector of operands, where three different types input vectors are supported. For the FP16 format, the input vector should be

$$[127:0] = [D1, D0, C1, C0, B1, B0, A1, A0]$$

and the output will become

$$[63:0] = [D1 \times D0, C1 \times C0, B1 \times B0, A1 \times A0]$$

For the FP32 format, the input vector should be

$$[255:0] = [D1, D0, C1, C0, B1, B0, A1, A0]$$

and the output will become

$$[127:0] = [D1 \times D0, C1 \times C0, B1 \times B0, A1 \times A0]$$

For the FP64 format, the input vector should be

$$[255:0] = [D1, D0, C1, C0]$$

and the output will become

$$[127:0] = [D1 \times D0, C1 \times C0]$$

Depending on the input vector data format, the output vector will be a 64bit or 128-bit vector of floating-point products on the IEEE 754 format.

This thesis is a continuation of my 2007 autumn project [7]. [7] presents four possible vectorized floating-point multiplier architectures with different area, power and throughput profiles. These architectures are evaluated and compared concerning area, power, throughput and latency. This thesis will further investigate power consumption of the four architectures and two architectures will be selected for RTL implementation. The implemented architectures will be tested and synthesized to see if assumptions and methodologies used to compare area and power are sufficient to select the best alternative given a set of constraints.

In a 3D graphic processing application, throughput are very important because it is operating on large data sets describing a frame or scene, where for example shading, lighting, positions and viewers perspective are considered. In any hardware implementation, area and power are usually important constraints. In a handheld, battery powered device, both area and power consumption are very important. Because of highly parallel computations, and the pipelined architecture of graphic accelerators, clock frequency is typically much lower than in a modern general purpose CPU.

This Chapter will first present the floating-point multiplication algorithm in Section 1.1. Then design strategies for low power and small area will be discussed in Section 1.2. In Section 1.3 some high-speed multiplier schemes are presented, and in Section 1.4, the vectorized floating-point multiplier architecture search-space will be explored. Section 1.5 presents the architectures evaluated in [7], and in Section 1.6, the outline and main contributions of this thesis are presented.

1.1 Floating-Point Multiplication

The IEEE standard for binary floating-point arithmetic specifies a detailed standard for floating-point representation in computers [8]. Floating-point numbers are represented by a sign, an exponent and a significand, and are written as follows

$$floating - point \ number = (-1)^s \times f \times \beta^{e-bias}, \tag{1.1}$$

where s represents the sign, f the significand, e the exponent and β the base or radix. In IEEE 754 the base is always 2. Floating-point numbers in IEEE 754 format are biased to ensure that the exponent is always greater than zero, and thus making comparison between numbers easier. The exponent represents the range, and the significand the precision of the number.

Given to floating point numbers $n_1 = (-1)^{s_1} \times f_1 \times 2^{e_1}$ and $n_2 = (-1)^{s_2} \times f_2 \times 2^{e_2}$. The floating-point product is computed as

$$n = (-1)^{s_1 + s_2} \times (f_1 \times f_2) \times 2^{e_1 + e_2 - bias}$$

This can be achieved by a simple algorithm. The floating-point multiplication algorithm is straight-forward; exponents are added and bias subtracted, significands are multiplied, and signs computed by an XOR-operation. Because the result of the significand multiplication is of width 2n, where n is the width of each significand, rounding has to be performed to obtain a final product in the IEEE specified format. The algorithm is given below.

```
// Sign, exponent and significand computation.
 1
      sign = sign_1 ^ sign_2;
exponent = exponent_1 + exponent_2 - bias;
 2
 3
      significand = significand 1 * significand 2;
 4
 5
 6
          Normalizing.
 7
      if (normalize)
 8
      {
9
          significand = significand >> 1
10
          exponent = e + 1;
11
      }
12
13
         Rounding.
14
      i f
          (roundup)
15
      {
          significand = significand + 1;
16
17
      }
18
19
       // Post-normalizing.
      if (postnormalize)
20
21
      {
22
          significand = significand >> 1;
23
          exponent = exponent + 1;
      }
24
25
      product = {sign, exponent, significand};
26
```

For numbers on scientific notation, the fractional part has to be normalized if it is outside the interval [0, 10). Normalizing is performed by incrementing the exponent by one and dividing the fractional part by ten. Likewise, in binary IEEE arithmetic, if the significand is outside the interval [0,2) it has to be normalized, and normalizing is performed by incrementing the exponent by one and dividing the significand by two. The decision for normalizing is simple; if the most significant bit in the result after significand multiplication equals one, every bit in the significand are shifted one position to the right and the exponent incremented by one. If significand is to be rounded, a '1' is added to the significand. If the significand is not normalized after rounding, post-normalizing occurs. The bits in the significand are shifted one position to the right, and exponent incremented by one.

IEEE specifies four rounding modes, round-to-nearest even, round-to positive infinity, round-to negative infinity and round-to zero. The rounding decision are based on rounding mode and guard digits. In round-to-nearest even mode, three guard digits are needed. In round-to positive infinity and round-to negative infinity, two guard digits in addition to sign bit are needed for making correct rounding decision. Rounding decisions for the different rounding modes and guard digits are further described in [9].

1.2 Power and Area Optimized Designs

Low power and small area can be contradicting requirements, but both is very important in handheld devices. Low power design exploit numerous techniques such as dynamic voltage and frequency scaling as well as different coding schemes and number representations to reduce the overall power consumption. Low area can be achieved by for example resource sharing, but is a trade-off between area, speed and latency.

1.2.1 Low Power Design

The average power dissipation in a CMOS circuit is given by the equation [10]

$$P_{avarage} = P_{static} + P_{short-circuit} + P_{dynamic} = V_{DD}I_{static} + V_{DD}I_{short-circuit} + \alpha C_L V_{DD}^2 f_{clk}$$
(1.2)

where α corresponds to the average number of $0 \rightarrow 1$ transitions at a given node each clock cycle, V_{DD} the supply voltage, C_L the capacitive load switched each cycle and f_{clk} the clock frequency.

Static Power Consumption

The static power dissipation is technology dependent, and increases as the transistor dimension and threshold voltages decreases. The static power consumption is an increasing problem in deep sub-micron technologies, and proportional to the amount of transistors in a given design. I_{static} is composed of leakage currents due to tunneling effects and sub-threshold conduction. Static power dissipation can be reduced by optimizing the supply voltage and threshold voltage, or by reducing the amount of transistors, and hence area. Other techniques such as channel engineering and changing the doping profile of the transistors may also be used. In order to eliminate the static power dissipation, the supply voltage needs to be turned off when parts of the circuit is not used.

Short-circuit Power Consumption

The short-circuit current contributes to the average power consumption when both the PMOS and NMOS transistor conduct simultaneously, creating a direct path from V_{DD} to ground. Short-circuit currents can be minimized by designing PMOS and NMOS transistors with equal fall- and rise times.

Dynamic Power Consumption

The dynamic power dissipation is the main contributor to the average power consumption when the circuit is operating. To reduce the power consumption, either the switching activity, the capacitive load, the supply voltage, the clock frequency or a combination of these can be reduced. [11] describes three architectural techniques to reduce the power consumption in CMOS circuits, trading area for lower power dissipation through hardware duplication, pipelining or a combination of these. Through hardware duplication both supply voltage and clock frequency can be reduced at the cost of additional registers at the input, and a multiplexer at the output. Through hardware pipelining, the clock frequency or supply voltage can be reduced while still maintaining the same throughput as a similar non-pipelined circuit at a higher supply voltage. In graphic processing implementations, pipelining is often used to improve throughput. [11] also describes techniques for reducing the switching activity through algorithmic optimization. Statistical knowledge of the input data can be exploited to lower the power dissipation, through choosing the best number representation, and hence lower the switching activity.

In floating-point multipliers, the significand multipliers consume the larger part of the area. Therefore, these should be implemented as area and power efficient as possible in order to minimize both static and dynamic power dissipation. Numerous techniques for multiplier designs represents different power consumptions and area usage.

1.2.2 Area Optimized Design

Area can be reduced at the expense of larger latency and lower throughput, or by reusing or sharing computational units efficiently. If throughput or latency is an absolute demand due to some timing constraints, there may be a limit to how much area can be reduced without violating those constraints. Area is an important design parameter in handheld devices due to the size of the devices, and the energy consumption.

In floating-point multipliers supporting several formats, area can be reduced mainly by using one multiplier computing the significands for each supported format. This affects the power consumption as well, the dynamic power consumption increases unless measures are taken to minimize this, and the static power consumption is reduced due to less transistors.

1.3 High-Speed Multiplication

Multiplication involves two basic operations, generating partial products and accumulation of the partial products. The time to perform a multiplication can be reduced by either reducing the number of partial products or speed-up their accumulation [9]. High-speed multipliers can be divided into two different categories, bit-parallel- and bit-serial multipliers. Bit-parallel multipliers can be further divided into three different categories [12].

- Shift-and-add multipliers.
- Parallel multipliers.
- Array multipliers.

Shift-and-add multipliers generates partial products sequentially and accumulates them successively. This type of multiplier require the least amount of area, but is also the slowest. It can be implemented using only one bitparallel adder and successively adding the partial products row- or columnwise. The shift-and-add multiplier requires n^2 AND operations, and n-1shift operations, where n is the with of the operands.

Parallel multipliers generates all partial products in parallel, and uses an adder-tree for their accumulation. Thus it can be partitioned into three parts, partial product generation or reduction, partial product accumulation (carry-free addition) and carry-propagation addition for the final result. Partial product reduction is most often performed by some version of Booth's algorithm, and partial product accumulation by a Dadda [13] or Wallace [14] tree. The carry-propagation addition is often performed by a carry-lookahead adder. Tree-based multipliers have a latency proportional to $O(log_2(n))$, where n is the with of the operands.

Array multipliers consists of almost identical cells for the generation of partial products and their accumulation. Compared to three-based multipliers, the array multiplier utilizes the least amount of area, but has larger latency. Array multipliers are good candidates for pipelining, and relatively easy to implement. The cells for partial product generation and accumulation are adders, most often implemented as carry-save adders to make them more efficient. Array multipliers have a latency proportional to O(n), where n is the with of the operands.

High-speed multipliers and multiplier schemes are further described and elaborated in [7].

1.4 Architecture Search-space Exploration

Given the specification, a vectorized, pipelined IEEE compliant floatingpoint multiplier supporting 16-bit, 32-bit and 64-bit floating-point numbers, there is a minimum requirement of computational units. One significand multiplier, exponent adder and rounding and exception logic capable of handling every supported format is required. In addition to input- and output registers, and pipeline registers.

1.4.1 Power Consumption

Power consumption consists of both a static and a dynamic component. The static component is hard to estimate because it is strongly technology dependent, but is directly related to the chip area. The dynamic component depends on variables such as switching activity and glitching. Glitching activity can be much higher than functional activity in certain datapath modules such as adders and multipliers, and in a 32-bit multiplier, the power dissipation due to glitches can be three times higher than that due to functional activities [15]. Glitching can be reduced by balancing signal paths, and hence reducing uneven arrival times.

The optimized minimum power solution is difficult to obtain because the probability distribution of the different formats is unknown, and because static power dissipation can be a large contributor to the overall power and energy consumption. The choice of using only one significand multiplier for every supported format, or several significand multipliers for every supported format is crucial for both the power and energy consumption as well as the area usage and throughput. However, the FP32 format is assumed to be the main data format, and used frequently compared the FP16 and FP64 formats. Because the use of the different supported formats is unknown, and only assumptions can be made, it is difficult to optimize the overall floatingpoint multiplier concerning power consumption. If FP16 computations are performed very infrequently compared to FP32 computations, the FP16 significand computations can be performed in the FP32 significand multiplier with little power overhead in the long run. This favors a solution with at least one 24-bit significand multiplier for the FP32 (and FP16) format, and one 53-bit significand multiplier for the FP64 format. However, even if the power dissipation seems to be low, the total energy consumption by computing an entire input vector has to be considered.

Reducing the input vector also reduces area requirements due to less computational units and registers, and hence less static power dissipation and total power dissipation. However, energy consumption is not significantly reduced. Because of reduced throughput, additional cycles are needed to compute an entire input vector.

1.4.2 Area Usage

A minimum area solution would have only one XOR-gate computing the sign, one exponent adder and one significand multiplier supporting every format, rounding and normalizing logic supporting all three formats and a 256-bit input register and an 128-bit output register, in addition to exception logic handling exceptions raised during computation. Pipeline registers will infer a significant increase in area, and should not be used in a minimum area solution. This architecture will suffer from very low throughput and clock-speed, in addition to a high power consumption due to glitching in very long and possible uneven signal paths plus functional switching. This floating-point multiplier is inefficient and energy consuming, and will not be suited for a battery powered graphic solution.

Power and energy consumption, as well as throughput and critical path delay, can be improved at the expense of additional pipeline registers. The area consuming part of any floating-point multiplier is the significand multiplier. Different multiplier schemes may be used to reduce the overall area usage. Amongst bit-parallel multipliers, the array multiplier requires the least amount of area, but is also the slowest [12].

1.4.3 Throughput and Delay

A vectorized floating-point multiplier, optimized concerning throughput and delay requires pipelining to reduce the critical path delay and parallel computation to increase the data processed each cycle. However, parallelizing the computations requires additional computational units, which increases both area and static power dissipation significantly. In a graphic processing application, high throughput is an important criteria, however in a battery powered graphic processing application performance has to be a compromise between throughput, area and energy consumption.

To maximize the throughput, at least two significand multipliers and exponent adders supporting the FP32 and FP16 format, and two significand multipliers and exponent adders supported every format are needed, in addition to four XOR-gates computing the signs, and rounding and normalizing logic capable of handling four products in parallel. The exception logic also needs to be able to handle exceptions from four products simultaneously. An 128-bit input bus may not only reduce area and power consumption, it may also reduce the throughput.

Critical path delay is limited by the FP64 significand multiplier, assuming registers at the input and output of this multiplier. Techniques for fast multiplication can be applied to speed up the multiplication. Compression multipliers such as Dadda [13] and Wallace [14], or versions of this, in addition to techniques for reducing partial products, speeds up the multiplication at the expense of area and possibly power overhead.

1.5 Proposed Architectures

The architectures presented in [7] lies somewhere in between the solutions discussed above, and have different power consumptions, area, throughputs and latencies, where latency is measured in cycles before a product vector is ready at the output. Four architectures are presented.

1.5.1 Architecture One

This architecture attempts to be a throughput and power optimized solution at the cost of increased area. Achieving a high throughput requires parallel computation of input vectors. To minimize the dynamic power consumption, two 53-bit multipliers, four 24-bit multipliers and four 11-bit multipliers are used to compute the significands of the FP64, FP32 and FP16 formats respectively. In addition, two 11-bit bit adders and subtractors, four 8-bit bit adders and subtractors and four 5-bit bit adders and subtractors to compute the exponents of the FP64, FP32 and FP16 formats respectively. Four XORgates are used to compute the signs. By using components that exactly fit the operand widths, unnecessary switching is reduced when computing the different formats. Architecture one has a latency of four cycles, assuming a 256-bit input bus, and throughput is 256 bits per clock cycle. But, if input bus is reduced to 128-bit, throughput reduces to 128 bits per cycle and latency increases to five cycles. In addition, only one 53-bit multiplier, two 24-bit multipliers and two 16-bit multipliers, one 11-bit exponent adder and subtractor, two 8-bit adders and subtractors and two 5-bit adders and subtractors are needed if input bus is reduced to 128-bit. An architectural drawing of architecture one is given in [7].

1.5.2 Architecture Two

Architecture two attempts to be a throughput and area optimized solution by using more general significand multipliers and exponent adders than architecture one. Two 53-bit multipliers and two 24-bit multipliers are used to compute the significands of all supported formats. Two 11-bit adders and subtractors and two 8-bit adders and subtractors to compute the exponents of the FP16, FP32 and FP64 data formats, in addition to four XOR-gates computing the signs. By reducing the area, static power dissipation is reduced, but dynamic power is increased due to functional switching. Significands have to be extended to fit the with of the multipliers for the FP32 and FP16 formats. The 11-bit exponent adders have to support subtraction of three different bias values, and the 8-bit exponent adders have to support subtraction of the FP16 and FP32 bias values. As architecture one, this architecture has a latency of four cycles and a throughput of 256 bits per cycle, assuming 256-bit input bus. If input bus is reduced to 128-bit, latency increases to five cycles, and throughput decreases to 128 bits per cycle. As for architecture one, number of significand multipliers and exponent adders and subtractors are halved. The architectural layout of architecture two is also given in [7].

1.5.3 Architecture Three

Architecture three attempts to be an area and power optimized architecture, where throughput is traded for smaller area. One 53-bit multiplier, one 24-bit multiplier and one 11-bit multiplier computes the significands of the FP64, FP32 and FP16 formats respectively. One 11-bit adder and subtractor, one 8-bit adder and subtractor and one 5-bit adder and subtractor are used to compute the exponents of the FP64, FP32 and FP16 formats respectively. One XOR-gate is used to compute the signs. By reducing area, static power is reduced, and by using components that fit the operand width of their designated format, functional switching is reduced and hence dynamic power consumption. This architecture has a latency of six cycles, assuming 256-bit input bus. The throughput of this architecture is 64 bits per cycle. If input bus is reduced to 128-bit, neither latency or throughput is reduced because only one product is computed each cycle. However, input register size may be reduced and hence area and static power dissipation. Architecture three should have a 64-bit input bus to avoid wait cycles, and hence reducing registers required, and area further. The architectural layout of architecture three is given in [7].

1.5.4 Architecture Four

This architecture is close to an area optimized solution, and almost identical to architecture three, except only one 53-bit multiplier is used to compute the significands of all supported formats, one 11-bit adder and subtractor is used to compute the exponents, and one XOR-gate computing the sign. The Exponent subtractor supports FP16, FP32 and FP64 bias values. By reducing area to a minimum of components needed for computing the products of all formats, static power is reduced even further but a the cost of functional switching. As architecture three, this architecture has a latency of six cycles and a throughput of 64 bits per cycle, assuming 256-bit input bus. If input bus is reduced, latency and throughput are unaffected.

As discussed in [7], and above, area, and hence static power, can be reduced for architecture one and two by reducing the input bus from 256-bit to 128-bit. This does not change the overall energy consumption significantly because an additional cycle is needed to compute an entire input vector. Architecture three and four are not affected by reducing the input bus. The rounding, normalizing/post-normalizing and exception logic are equal for all four architectures presented in [7].

1.6 Thesis Organization and Main Contributions

The rest of this thesis is organized as follows. In Chapter 2, a power estimation methodology is presented and used to compare the the architectures presented in [7] concerning power consumption. The architectures are further compared concerning area usage, and performance including latency and throughput. Chapter 2 also discusses trade-off considerations when choosing an architecture to implement. In Chapter 3, two architectures are selected for implementation, and the implemented architectures are presented and described. In addition, testing and simulation of the two architectures are discussed. Chapter 4 describes how synthesis has been performed, and presents the synthesis power and area results. The two architectures are further compared concerning power consumption and area usage. Chapter 5 concludes this thesis.

The main contributions of this thesis are:

• A power estimation methodology for comparing the relative differences

in power consumption of the architectures proposed in [7].

- Comprehensive RTL implementation of two vectorized floating-point multiplier architectures.
- Synthesis results of the two architectures realized in a 65nm low-power library, and a 90nm general purpose library, for comparison with estimations performed in this thesis, and in [7], in two different target technologies.

Chapter 2

Power, Area and Performance Estimation

Power, area and performance estimations are important to consider when choosing an architecture to implement. Especially power can be hard to estimate because it is strongly technology dependent, and both static and dynamic power dissipation have to be taken into account. When moving into deep sub-micron technology, static power dissipation can be a significant contributor to the total power consumption.

This Chapter will first present a power estimation methodology based on power dissipated by significand multipliers in Section 2.1. In Section 2.2, this power estimation methodology will be used to compare power consumption of the four architectures presented in Section 1.5. Section 2.3 compares area requirements of the proposed architectures, and in Section 2.4, latency, throughput and clock frequency of the proposed architectures will be discussed. Trade-off considerations that should be considered when choosing an architecture to implement are presented in Section 2.5.

2.1 Power Estimation Methodology

The significand multiplier is the major computational unit in any floatingpoint multiplier. Therefore, estimating the power consumed by the significand multipliers will give a good indication of the total power consumption of the overall floating-point multiplier.

When computing the resulting significand of two floating-point numbers of size *n*-bit, the *n* most significant bits of the $n \times n$ -bit product are the bits of interest. This means that for example if a FP32 significand is computed in a FP64 significand multiplier, the FP32 significand has to be extended to fit the width of the FP64 significand multiplier. If additional bits are appended as the most significant bits, shifting has to be performed after the multiplication, or multiplexers connected to the output register of the significant multiplier has to select the correct bits for further computations such as rounding and normalizing. Alternatively, additional bits can be appended as the least significant bits, and avoid the shifting or multiplexing.

In order to estimate the power consumption, both static and dynamic power consumption, a power model or methodology is needed. In [1] simulations of leakage currents for different logic gates are performed for a 65nmCMOS library, with standard threshold transistors and standard cells with a driving force of one. The result is given in Table 2.1. In [2], simulations are performed to analyze the ratio of static power dissipation to total power dissipation. The simulations are performed in a 65nm CMOS library for different process corners and different supply voltages and temperatures. In the simulated circuit it is assumed that 95% of the gates are quiet and 5% are switching. The simulation result is given in Figure 2.2.

Input	NAND	AND	XOR
L L	1	5.3	17.9
L H	5.9	10.2	17.9
H L	7.1	11.4	9.1
ΗΗ	4.5	14.5	9.1

Table 2.1: Normalized leakage current for logic gates [1].

As can be seen from Table 2.1, static power can be reduced by setting unused bits to other values than zero. However, this simple power model aims to highlight the relative differences between the four architectures, and not their exact power consumptions. As seen from Equation 1.2, static power is given by $I_{static} \times V_{DD}$. Assuming equal V_{DD} for all architectures, V_{DD} can be eliminated from the equation, and total static power of a Full-Adder can be computed as

$$2 \times 17.9 + 2 \times 1 + 1 \times 4.5 = \underline{42.3}$$

assuming unused bits are set to '0'. The Full-Adder model used for the static power computation is given in Figure 2.1, and differs from the Full-Adder model used in [7, 16]. The model used in Figure 2.1 utilizes 6 transistors less, and therefore reduces the area, and in addition makes it possible to use the simulated data from Table 2.1.

Figure 2.2 shows that for a typical 65nm CMOS process the static power dissipation is approximately 30% of total dissipated power. Hence if the static power is 42.3, the dynamic power will be

$$42.3 \times (7/3) = \underline{98.7}$$




Figure 2.1: Full-Adder gate-level model.




Figure 2.2: Ratio of leakage power to total power in a 65nm CMOS library at different process corners, supply voltages and temeratures [2].

Assuming that the significand multipliers are implemented as array multipliers as described in [7], the FP16 multiplier requires

$$11 \times 10 = \underline{110}$$

FAs, the FP32 multiplier

 $24 \times 23 = \underline{552}$

FAs, and the FP64 multiplier

$$53 \times 52 = \underline{2756}.$$

FAs. The static power consumption of the three different multipliers are given in Table 2.2, normalized to the value of the FP16 multiplier, assuming every input-bits equals '0'.

Multiplier	Static Power	Normalized Static Power
FP16	4653.0	1.0
FP32	23349.6	5.0
FP64	116578.8	25.1

Table 2.2: Significand multipliers static power consumption.

As shown in Table 2.2, the 53-bit FP64 significand multiplier dissipates 25.1 times more static power than the 11-bit FP16 significand multiplier, and the 24-bit FP32 significand multiplier 5 times more than the FP16 multiplier. Assuming dynamic dissipated power equals approximately 70% of total power consumption, dynamic power consumption is computed and given in Table 2.3, where the dynamic power is normalized to the static power dissipation of the FP16 significand multiplier.

Multiplier	Dynamic Power	Normalized Dynamic Power
FP16	10857.0	2.3
FP32	54482.4	11.7
FP64	272017.2	58.5

Table 2.3: Significand multipliers dynamic power consumption.

This estimation methodology has several sources of error, which may lead to the wrong conclusions. The most severe source of error in this methodology, is probably the assumption that 95% of the gates are quit during the simulations given in Figure 2.2. Floating-point multiplications are frequently performed in a graphic application, and in the proposed architectures 95% of the gates will not be quiet during computation. In addition static power

16

consumption is very technology dependent, and may be different for a lowpower and a general purpose CMOS process, and may even vary between vendors as well. Because leakage current simulations are performed by [1], and static power consumption by [2] this may enhance the error, and lead to not choosing the best architecture for implementation given a set of area, power and throughput constraints.

2.2 Power Estimation

The architectures presented in [7] have different power consumptions, areas and throughputs. In Table 2.4, the static power dissipation for each of the four architectures is computed, assuming none of the significand multipliers are performing any computation.

$$P_{static} = \begin{array}{l} \# \text{ FP64 multipliers} \times P_{static}(\text{FP64}) + \\ \# \text{ FP32 multipliers} \times P_{static}(\text{FP32}) + \\ \# \text{ FP16 multipliers} \times P_{static}(\text{FP16}) \end{array}$$
(2.1)

The values in Table 2.4 are computed according to Equation 2.1, and the values are normalized to architecture four.

Architecture	Static Power	Normalized Static Power
One	345168.0	3.0
Two	279856.8	2.4
Three	144581.4	1.2
Four	116578.8	1.0

Table 2.4: Static power estimation of proposed architectures.

The total power consumption is given by both the static power consumption and the dynamic power consumption, where the dynamic power consumption is given by

$$P_{dynamic} = \begin{array}{l} \# \text{ FP64 multipliers} \times P_{dynamic}(\text{FP64}) + \\ \# \text{ FP32 multipliers} \times P_{dynamic}(\text{FP32}) + \\ \# \text{ FP16 multipliers} \times P_{dynamic}(\text{FP16}) \end{array}$$
(2.2)

, and the total power consumption given by

$$P_{total} = P_{static} + P_{dynamic} \tag{2.3}$$

The methodology presented in Section 2.1, is a simplified and inaccurate methodology. However, the relative differences between the architectures

evaluated in [7] and described in Section 1.5 are well highlighted through this simple methodology. The static and dynamic power consumption computed in Table 2.2 and Table 2.3 are used to compute the total significand multiplier power consumption for each of the four architectures. In Table 2.5 and 2.6, the total power dissipated per cycle, and total power dissipated per multiplication are computed for the different supported formats. Total power per multiplication is important because if the input bus is reduced to 128-bit, two cycles are needed to compute the significands of an entire input vector for architecture one and two. It is also important to consider how input data format affects power dissipation of the four architectures, because the input data distribution is unknown. It can only be assumed that the FP32 format are frequently used compared to the FP16 and FP64 format. This knowledge may be important when choosing architecture. Total power includes both static and dynamic power dissipation of architecture four.

			Normalized	Normalized
Data format	Architecture	Total Power	Power per	Power per
			Cycle	Multiplication
	One	388596.0	3.33	3.33
FP16	Two	932856.0	8.00	8.00
FF 10	Three	155438.4	1.33	5.33
	Four	388596.0	3.33	13.33
	One	563097.6	4.83	4.83
FP32	Two	932856.0	8.00	8.00
F1 32	Three	199063.8	1.71	6.83
	Four	388596.0	3.33	13.33
	One	889202.4	7.63	7.63
FP64	Two	823891.2	7.07	7.07
1,1,04	Three	416598.6	3.57	14.29
	Four	388596.0	3.33	13.33

Table 2.5: Total power consumption, 256-bit input vector.

Figure 2.3 displays the differences in power consumption per cycle, and power consumption per multiplication for the four architectures. It shows that in addition to reducing the overall chip area, reducing the input bus also reduces the power dissipated each clock cycle for architecture one and two. The total power dissipated by architecture three and four is unchanged by reducing the input bus. This is because the amount of computational units are not reduced as for architecture one and two. However, even if total power consumption per cycle is reduced for architecture one and two, the power consumption per multiplication is not reduced because an additional

			Normalized	Normalized
Data format	Architecture	Total Power	Power per	Power per
			Cycle	Multiplication
	One	194298.0	1.67	3.33
FP16	Two	466428.0	4.00	8.00
F F 10	Three	155438.4	1.33	5.33
	Four	388596.0	3.33	13.33
	One	281548.8	2.42	4.83
FP32	Two	466428.0	4.00	8.00
ГГ <u>3</u> 2	Three	199063.8	1.71	6.83
	Four	388596.0	3.33	13.33
	One	444601.2	3.81	7.63
FP64	Two	411945.6	3.53	7.07
гг04	Three	416598.6	3.57	14.29
	Four	388596.0	3.33	13.33


Table 2.6: Total power consumption, 128-bit input vector.

cycle is needed to compute an entire 256-bit input vector.


The relative differences in power consumption of the four architectures are well highlighted in Figure 2.3. Architecture three and four dissipates the least amount of power per cycle, but suffers from high total power consumption when computing an entire input vector compared to architecture one and two. Because only one product is computed each cycle, four cycles are needed to compute an entire input vector. Architecture one dissipates slightly more power than architecture three per cycle assuming a 128-bit input bus, but has significantly lower total power consumption when an entire input vector is considered. Architecture one has lowest power consumption per multiplication for all data formats, except FP64. Because the FP32 format is assumed to be the most used data format this should be an important consideration when choosing the architectures to implement. Total power consumption per multiplication is more important to consider than power dissipation per cycle. Because the rounding and exception logic, which is a significant part of the architectures, are not considered when computing power consumption, the relative differences may be greater or smaller.

2.3 Area Estimation


Area estimations are performed following the methodology described in [7]. Number of Full-Adders and equivalent 1-bit register cells are used to compute the total area requirements. Control logic and additional computational logic



(a) Power estimation, only FP16 input data.



(b) Power estimation, only FP32 input data.






Figure 2.3: Architecture power comparison.

2.3. AREA ESTIMATION

requires little area compared to the significand multipliers, exponent adders and registers. The rounding logic differs somewhat for the architectures evaluated. Architecture one and two requires additional rounding logic due to parallel computing of product vectors. The ratio of transistors required by the Full-Adder model in Figure 2.1 and the register model presented in [7] is given by Equation 2.4.

$$transistor \ ratio = \frac{\# \ transistors \ in \ FA}{\# \ transistors \ in \ register} = \frac{40}{36} = \underline{1.11}$$
(2.4)

Architecture	Input-bus	# FA-cells	Eq. register-size	# Transistors
One	256-bit	8160	924	9990.7
Olle	128-bit	4080	530	5063.3
Two	256-bit	6616	1134	8485.1
1w0	128-bit	3308	635	4310.6
Three	256-bit	3418	612	4409.8
Tinee	128-bit	3418	484	4281.8
Four	256-bit	2756	612	3674.2
rour	128-bit	2756	484	3546.2

Table 2.7: Architecture area comparison, FA-cells and equivalent registersize.




Figure 2.4: Architecture area comparison.

Figure 2.4 illustrates the area usage of the different architectures as a function of required transistors as presented in Table 2.3. Figure 2.4 shows that for an 256-bit input bus, architecture one requires more than twice as much transistors as architecture three and four, and architecture two approximately almost twice as much as architecture three. For an 128-bit input bus,

the relative differences are much smaller, and not more than approximately 1000 transistors. Area reduction of architecture one and two is large compared to architecture three and four, because number of computational units such as significand multipliers and exponent adders are reduced, while only number of equivalent 1-bit register cells is reduced in architecture three and four. From an area point of view, an 128-bit input bus is favored.

Because logic not included in this area estimation methodology differs somewhat for the different architectures, this is a source of error. The largest computational unit not considered in this methodology are the rounding and exception unit, and because this unit is larger, and equal, for architecture one and two compared to architecture three and four, the differences will be greater than displayed in Figure 2.4. However, the relative difference in area usage by the proposed architectures are still well highlighted because the rounding and exception logic are small compared to the significand multipliers.

2.4 Performance Estimation

Performance is measured by clock frequency and data processed each clock cycle. The maximum clock frequency will be approximately equal for all architectures, and determined by the critical path delay. The clock frequency is given by the inverse of the delay trough the 53-bit significand multiplier.

The data processed each cycle, or the throughput, is determined by the ability to process data in parallel. The architectures described in [7] have different throughputs and latencies. Throughput is measured in how many products computed each clock cycle. Reducing the input bus also reduces the throughput for architecture one and two, but not for architecture three and four. The ARM 3D graphic solutions typically runs at 300MHz clock frequency. Assuming a clock frequency of 300MHz, and a 256-bit input bus, the throughput of architecture one and two will be

$$256 \ bit \times 300 \ MHz = 76800 \ \frac{Mbit}{s},$$

and for architecture three and four

$$64 \ bit \times 300 \ MHz = 19200 \ \frac{Mbit}{s}$$

. . . .

If the input bus is reduced to 128-bit, the throughput of architecture one and two will become

128
$$bit \times 300 \ MHz = 38400 \ \frac{Mbit}{s},$$

and for architecture three and four the throughput will be unchanged.

The computations above shows that architecture one and two have higher throughput than architecture three and four. However, if the input bus is reduced to 128-bit, architecture one and two still have higher throughput, but reduced by 50% compared to an 256-bit input bus, while the throughput of architecture three and four remains the same.

Latency is in this context defined as the number of clock cycles from a vector arrives at the input to the product vector are ready at output. The latencies for the different architectures are given in Figure 2.5.




Figure 2.5: Architecture latency comparison.

The delay through the 53-bit significand multiplier is equal to the inverse of the delay through 106 full-adder cells, assuming the multiplier is implemented as an array multiplier. For a typical low-power 65nm CMOS process the delay through one full-adder cell equals 0.11ns, which gives a maximum clock frequency of 90.9MHz. To achieve higher clock frequencies, the significand multipliers must be implemented using a faster multiplier scheme. The Dadda or Wallace multiplier, with or without Booth recoded input will achieve this as described in Section 1.3. In the power and area estimations, significand multipliers are assumed implemented as array multipliers. However, changing the significand multiplier scheme does not changes the relative difference between the architectures, as long as the change is equal for all four architectures.

2.5 Trade-Off Considerations

When choosing the architecture to implement, design constraints have to be considered. Because throughput is very important in a graphic application, throughput should be kept as high as possible. In a handheld, battery powered device, area and power are also very important. Hence, the decision of which architectures to implement should be a trade-off between area, power and throughput. A weight-function could be used to help the decision, where area usage, power consumption and throughput are weighted according to importance. But, because total power consumption has a static and a dynamic component, where the dynamic component are dependent of which format being computed, and the static power component directly related to area usage, the weight-function can become complex. In addition, data format distribution may vary from user to user, which makes the decision even harder. However, the FP32 format is expected to be the most used data format. Thus, this should be weighted as more important than the FP16 and FP64 formats.

Because of error sources in the area and power estimation methodologies, such as logic not considered and the assumptions of quiet gates in the static power consumption calculation as described in Section 2.1, this should be kept in mind when choosing architecture. Because of the error sources in the estimation methodologies, two architectures should be implemented and compared to see how well the area and power methodologies predicted the relative differences in area usage and power consumption.

Chapter 3

Implementation

An IEEE compliant, pipelined, vectorized floating-point multiplier is to be implemented RTL for testing and synthesis. In Section 3.1, two architectures are selected for implementation based on the analysis and trade-off considerations performed in Chapter 2. Section 3.2 presents the implemented architectures, describes the differences between them, and provides user information. In Section 3.3, testing are discussed. Section 3.3 describes the testing and simulation, and what have been tested.

3.1 Choosing Architecture

The width of the input bus affects area usage, power consumption and throughput for the evaluated architectures. Area and power consumption can be significantly reduced, if the input bus is reduced from 256-bit to 128bit. However, this lowers the throughput and increases the latency. The total power consumption by computing an entire input vector does not change, if the input bus is reduced from 256-bit to 128-bit, following the assumptions made in the methodologies presented in Chapter 2. The total energy consumption may be reduced somewhat if the input data is highly correlated, however this can not be assumed. By reducing the input bus both area and power consumption are reduced significantly for architecture one and two. Area is slightly reduced for architecture three and four as well. Table 3.1, presents a summary of estimated area usage, power consumption, latency and throughput (at 300MHz) for architecture one, two, three and four, assuming 128-bit input. Power is presented for only FP16 computations, only FP32 computations and only FP64 computations, where power dissipated by computing an entire input vector is considered.

Total power consumption by computing an entire input vector and area is the most important criteria when choosing an architecture to implement, in addition to the throughput. But, as seen from Table 3.1, dissipated power

	Architecture								
	One	Two	Three	Four					
Area	5063.3	4310.6	4281.8	3546.2					
FP16 Power	3.33	8.00	5.33	13.33					
FP32 Power	4.83	8.00	6.83	13.33					
FP64 Power	7.63	7.07	14.29	13.33					
Throughput	38400	38400	19200	19200					
Latency	5	5	6	6					

Table 3.1: Trade-off considerations.

is dependent of which format being computed, and input data format distribution should be considered when choosing architecture. Architecture one has lower power consumption than the other architectures for only FP16 and FP32 computations. But when only FP64 computations are performed, architecture two has lower power consumption than architecture one. This is because of static power dissipated by the significand multipliers in architecture one. If static power is modeled to high, architecture one might have lower power consumption than architecture one for only FP64 computations as well. Architecture one and two have lower latency and higher throughput than architecture three and four. Architecture one and two have larger area than architecture three and four, but architecture four suffers from significantly higher power consumption. Architecture three has higher power consumption than architecture three has higher power than architecture two for FP16 and FP32 input data.

Based on the analysis above, and the estimations performed in Section 2.2, 2.3 and 2.4, the input bus should be 128-bit and architecture one should be implemented to minimize the trade-off between area and power consumption, while keeping a relatively high throughput. Because only power dissipated in the multipliers are considered, and the sources of error discussed in Chapter 2, the differences may be greater or less due to power dissipated in registers, logic not considered, and fan-out effects in multiplexers. To see if the analysis made in Chapter 2 are accurate enough to make a correct implementation decision, given a set of constraints, architecture one and two should be implemented and compared concerning area and power.

3.2 Vectorized Floating-Point Multiplier

Two partially IEEE compliant, vectorized floating-point multipliers have been implemented. Architecture one and two was selected for implementation in RTL. The vectorized floating-point multipliers does not support denormalized inputs. If denormalized input vectors are provided to the floating-point multiplier, these are treated as zero. Otherwise, the floatingpoint multiplier complies to the IEEE 754 specifications concerning delivering the correct result and exception generations.

The general block diagram of the vectorized floating-point multiplier topmodule is given in Figure 3.1.




Figure 3.1: Vectorized floating-point multiplier block diagram.

3.2.1 Inputs

The vectorized floating-point multipliers have five inputs, vectors, format, mode, clear and start in addition to clock and reset inputs. The format input tells the floating-point multiplier which format to compute, FP16, FP32 or FP64, and the mode input tells which rounding mode to apply. The clear input is used to clear exceptions, and the start input tells the floating-point multiplier that vectors are ready at the input. start must be kept high as long as input vectors are ready at the input. Input vectors should be given as shown in Figure 3.2 and Figure 3.3.

B1 B0 .	A1 A0
---------	-------

Figure 3.2: First input vector layout.

D1	D0	C1	C0
----	----	----	----

Figure 3.3: Second input vector layout.

Because the input bus is 128-bit and the input vector for the FP32 and FP64 formats are 256-bit, the input vector has to be provided in two cycles

where A0, A1, B0 and B1 should be given in the first cycle, and C0, C1, D0 and D1 should be given in the second cycle. The same has been done for the FP16 format, therefore the upper 64-bits of the input vector should be set to zero when FP16 computations are performed.

Data formats and rounding modes are encoded as given in Table 3.2 and Table 3.3 respectively.

Format	Encoding
FP16	00
FP32	01
FP64	10

Table 3.2: Format encoding.

Mode	Encoding
Round-to-nearest even	00
Round-to-plus infinity	01
Round-to-minus infinity	10
Round-to zero	11

Table 3.3: Rounding modes encoding.

Exceptions should be cleared by setting the correct bits on the *clear* input bus to one. The layout of the the clear register is given in Figure 3.4.

	Underflow			Overflow			Inexact			Invalid	
15		12	11		8	7		4	3		0

Figure 3.4: Clear register layout.

invalid[0] correspond to the product $A0 \times A1$, invalid[1] to the product $B0 \times B1$, invalid[2] to the product $C0 \times C1$ and invalid[3] to the product $D0 \times D1$. Likewise for the inexact, underflow and overflow exceptions, except the index should be incremented as shown in Figure 3.4. However, this functionality has not been implemented properly, and exceptions are not cleared as specified in the IEEE 754 standard.

3.2.2 Outputs

The vectorized floating-point multiplier has three outputs, *products*, *exceptions* and *ready*. The ready output is set to one whenever a product vector is ready at the output. Products are laid out as given in Figure 3.5.

Figure 3.5: Product vector layout.

The exception layout is exactly the same as the clear register layout, and as given in Figure 3.6.

	Underflow			Overflow			Inexact			Invalid	
15		12	11		8	7		4	3		0

Figure 3.6: Exception register layout.

invalid[0], inexact[4], overflow[8] and underflow[12] corresponds to the product $A0 \times A1$. Exceptions for the products $B0 \times B1$, $C0 \times C1$ and $D0 \times D1$ are found by incrementing the index.

A typical scenario with only one input vector pair is given in Figure 3.7.




Figure 3.7: Vectorized floating-point multiplier simple timing diagram.

3.2.3 Architecture Description

The architectures have some minor changes from the ones described in [7]. These changes does not affect the relative differences between the area, power and performance estimations performed in Chapter 2 of the two implemented architectures. Figure 3.8 shows a more detailed architecture diagram than provided in [7].




Figure 3.8: Vectorized floating-point multiplier architecture drawing.

Building Blocks

The major building blocks in the design are the *select input* demultiplexer, the *sign unit, exponent unit, multiplier unit, check special unit, rounding and exception unit* and the *select output* demultiplexer.

The select input demultiplexer provides the sign unit-, exponent unitand multiplier unit- registers with correct data, and selects parts of the input registers based on which data format being computed. The sign unit, exponent unit and multiplier unit computes the resulting signs, exponents and significands respectively. The check special unit checks for special inputs like NaNs, infinities and zeroes used by the rounding and exception unit to generate correct result and exceptions. The select output demultiplexer select which part of the exception registers and output registers to load in addition to setting the correct value of the ready register. These units are equal for both implemented architectures.

There are some differences between the architectures of the two implementations. In architecture two, the *exponent unit* and the *multiplier unit* needs to know which format being computed, in addition to the actual content of the building blocks as described in Section 1.5. As described in [7], the bus width, and register size, between the multiplier unit and the computed significands register changes between the two architectures. In architecture one this is 106-bits, and in architecture two this is 154-bits because the products of the 53-bit significand multiplier and the 24-bit significand multiplier equals 154-bit. This also infers a wider bus between the computed signs, exponents and significands registers and the rounding and exception unit. The exception and rounding unit differs for the two architectures, and will be discussed later.

Exponent Unit

In the exponent unit, exponent adders and subtractors are implemented using carry-lookahead adders in the DesignWare[®] library form synopsys [17]. One adder computes the sum of the two exponents, and a subtractor computes the sum minus the bias. The exponent unit are different in architecture one and two. In architecture one, one 11-bit adder and subtractor, two 8-bit adders and subtractors and two 5-bit adders and subtractors are used for computing the resulting exponents of the FP64, FP32 and FP16 formats respectively. The exponent unit of architecture one is given in Figure 3.9.

In architecture two, one 11-bit adder and subtractor and one 8-bit adder and subtractor are used to compute the exponents. The 11-bit subtractor supports subtraction of all FP16, FP32 and FP64 bias values, and the 8-bit




Figure 3.9: Architecture one exponent unit.




Figure 3.10: Architecture two exponent unit.

subtractor supports subtraction of FP16 and FP32 bias values. Exponent unit of architecture two is given in Figure 3.10.

The output bus from the exponent unit includes four extra bits in addition to the actual exponents. These are overflow bits from the exponent additions and bias subtractions used by the rounding and exception unit to generate correct exceptions, and are equal for both architectures. An input demultiplexer selects the input bits from the exponent register to supply the correct adder, and an output multiplexer puts the result from correct adder on the output bus.

Multiplier Unit

The significand multipliers are implemented as unsigned parallel-prefix multipliers provided by the DesignWare[®] datapath and building block IP library [18] from Synopsys to obtain higher clock frequencies than 90.9 MHz as estimated in Section 2.4. This implementation is flexible, and dynamically generated based on context, e.g., area and timing constraints, and technology library. It exploits the characteristics of different implementations and generates the optimal architecture [19]. The content of the multiplier unit differs for the two architectures. In architecture one, one 53-bit, two 24-bit and two 11-bit unsigned multipliers are used to compute the significands of the FP64, FP32 and FP16 data formats respectively. Architecture one significand multiplier unit are given in Figure 3.11.

In architecture two, one 53-bit multiplier and one 24-bit multiplier are used to compute the significands. The 53-bit multiplier are used to compute the resulting significand of all formats, and the 24-bit multiplier is used to compute the resulting significand of the FP32 and FP16 formats. The significand multiplier unit in architecture two are given in Figure 3.12.

An input demultiplexer selects which bits should go to which multiplier. In architecture one, an output multiplexer selects which multiplier group result FP16, FP32 or FP64 should be put on the output bus. In architecture two, the significands are extended to fit the width of the 53-bit and 24-bit multiplier input buses. Zeroes are appended as least significant bits to avoid shifting or demultiplexing in the rounding and exception unit.

Rounding and Exception Unit

In the original architecture proposals in [7], the rounding and exception unit is equal for all four architectures. However, this has been implemented differently in architecture one and two to better highlight the differences between them concerning power. In architecture one, specialized rounding




Figure 3.11: Architecture one significand multiplier unit.




Figure 3.12: Architecture two significand multiplier unit.

units for each format are used, as for the multiplier unit and exponent unit. One rounding and exception block handling the FP64 format, two rounding and exception blocks handling the FP32 format and two handling the FP16 format. The rounding and exception unit in architecture one is given in Figure 3.13. In architecture two, one rounding and exception block handles every format, and one handling the FP32 and FP16 formats. A simple rounding algorithm has been implemented. The rounding and exception unit of architecture two is given in Figure 3.14.




Figure 3.13: Architecture one rounding and exception unit.

The implemented rounding algorithm is basically the same as the one presented in Section 1.1, except a demultiplexer is used in the post-normalizing step to select the appropriate significand bits as the simple algorithm presented in [20]. Rounding could be performed faster and more efficiently, if for example the QFT algorithm presented in [20] is used. However, this requires a significand multiplier that outputs the sum and carry vectors as separated carry-save encoded vectors. The four rounding modes, roundto-nearest even, round-to positive infinity, round-to negative infinity and round-to zero have been reduced to three, round-to-nearest even, round-to infinity and round-to zero as in [21]. Round-to positive infinity, round-to negative infinity and round-to zero can be reduced to round-to infinity and round-to zero based on the sign as given in Table 3.4.




Figure 3.14: Architecture two rounding and exception unit.

IEEE Rounding mode	Positive Number	Negative Number		
Round-to-nearest even	Round-to-nearest even			
Round-to positive infinity	Round-to infinity	Round-to zero		
Round-to negative infinity	Round-to zero	Round-to infinity		
Round-to zero	Round-to zero			

Table 3.4: Rounding mode reduction.

In the rounding and exception unit, a demultiplexer supplies the different rounding and exception blocks with signs, exponents and significands computed in their respective units from their registers, as well as information computed in the check special unit.

3.3 Testing and Simulation

Testing have been performed using the open source Verilog simulator and synthesis tool, Icarus Verilog [22]. Test cases have been generated using the C-code in Appendix C. "Random" floating-point numbers are created, and special values are included "randomly" to ensure simulation of exceptional cases like NaN times any number, and zero times infinity. 500,000 test cases have been simulated for both architectures and for all supported data formats and rounding modes.

3.3.1 Reference Circuit

The DesginWare[®] library from Synopsys provides a simulation model of a fully IEEE compliant floating-point multiplier [23, 24]. This has been used to create a vectorized version, that computes four products in parallel. The block diagram of the DesignWare vectorized floating-point multiplier is given in Figure 3.15.

The Verilog code for the DesignWare vectorized floating-point multiplier can be found in Appendix D.1. In addition, because the DesignWare floatingpoint multiplier supports denormalized numbers, the output is set to zero if denormalized product, and an inexact exception is generated. The correctness of the DesignWare vectorized multiplier can easily be verified by looking at the code.




Figure 3.15: DW_vec_fp_mult block diagram.

3.3.2 Simulations

Whenever a product is ready, the computed product and exceptions is compared to the product vector and exceptions computed by the DesignWare floating-point multiplier. The testbench used for simulating the two architectures can be found in Appendix D.2.

Both architectures have been tested with FP16, FP32 and FP64 input vectors. For each format, the rounding modes round-to-nearest even, round-

to positive infinity, round-to negative infinity and round-to zero have been tested with 500,000 test cases. The testbench does not try to change data format or rounding mode during simulation time, however this is believed to work. To verify correct operation of the implemented architectures, this has to be tested. However, the emphasis of this assignment is not verification, but rather highlighting the differences between the architectures concerning power and area. The testbench used for simulation prints statistics about input vectors, output vectors and exceptions generated when finished to ensure every exceptional cases have been covered by input vectors during simulation. In addition, behavioral testing has been performed at module level, to ensure correct behavior of lower level modules such as rounding and exceptions unit, exponent unit, demultiplexers etc.

One error in the rounding unit has been detected with the FP16 format in round-to-nearest even and round-to positive infinity mode. This error is believed to be format independent, but has not been detected when the FP32 and FP64 formats have been tested. The error arises in post-normalization when result should be rounded to the smallest representable normalized number, but is flushed to zero instead. This error has not been corrected because the emphasis of this thesis lies on power and area comparison, and choosing the best architecture to implement, given a set of constraints. The correction of this error will probably not infer any significant increase in area nor power consumption.

Chapter 4

Synthesis Results

Synopsys Design CompilerTM [25] and Power compilerTM [26] are used to synthesize the designs, and perform area, timing and power analysis. A typical general purpose low-power standard cell library is used to map the design into a 65nm technology, and a general purpose standard cell library to map the design into a 90nm technology. Because the 65nm library is a low-power library, and the 90nm library is a general purpose library, somewhat different power results are expected. However, this will in addition highlight the differences in which target technology the architectures are realized in.

This Chapter will first present how Synopsys Design CompilerTM and Power CompilerTM calculates power, how to capture switching activity in the implemented architectures, and how design constraints are set to optimize the result, in Section 4.1. The power consumption and area usage of architecture one is presented in Section 4.2. In Section 4.3 power consumption and area usage of architecture two will be presented. In Section 4.4 the power consumption of the two architectures will be compared, and in Section 4.5 area usage of the two architectures will be compared.

4.1 Synopsys[®]

It is important to understand how Synopsys models and computes power to obtain useful information from the synthesis reports. The following describes how static and dynamic power is computed and are taken from the Power Products Reference Manual [27] by Synopsys. The power analysis tool calculates and reports power based on equations given in [27]. DesignPower and Power CompilerTM use these equations and information modeled in the technology library to evaluate the power of the design.

4.1.1 Static Power

Static power is the power dissipated by a gate when it is not switching. It is dissipated in several ways, mostly due to source-to-drain leakage currents caused by reduced threshold voltages preventing the gate from completely turning off. Other currents leaks also contributes, and hence it is often called leakage power. For designs that are active most of the time, leakage power is less than 1% of the total power.

4.1.2 Dynamic Power

Dynamic power dissipates when the circuit is active. Dynamic power has two sources, internal power and switched power. Internal power is any power dissipated within the boundary of a cell. During switching, a circuit dissipates internal power by the charging or discharging of any existing capacitances internal to the cell. The definition of internal power includes power dissipated by a momentary short circuit between the PMOS and NMOS transistors of a gate, called short circuit power. The switching power of a driving cell is the power dissipated by the charging and discharging of the load capacitance at the output of the cell. The total load capacitance at the output of a driving cell is the sum of the net and gate capacitances on the driving output.

4.1.3 Capturing Switching Activity for Synthesis

Synopsys provides several ways of including simulated switching activity into the power calculations. These are described in the Power Products Reference Manual [27]. The testbench used for capture the switching activity of the different nets in the two architectures are given in Appendix D.3. This testbench has been used for simulating typical switching activity, only FP16 computations switching activity, only FP32 switching activity and only FP64 switching activity. When typical switching activity is captured. FP32 computations are assumed to be performed 60% of the time. FP16 computations 20% of the time and FP64 computations 20% of the time. This distribution is chosen to ensure switching in all nets and registers, and is not given by ARM or any other. But, the FP32 format has been indicated to be the main format used in computations. To capture switching activity, the method described in Power Products Reference Manual Appendix B has been used. The function rtl2saif creates a switching activity file (SAIF) from the Verilog RTL design files in the Synopsys dc shell. dc shell is the Synopsys tools command line interface. The UNIX utility saif2trace is used to create a forward-annotation trace file based on the information about non-combinational and combinational elements in the SAIF file. This file is included in the testbench to generate switching information as a value change dump file (VCD) of the different design elements. The VCD file is converted to a backward-annotation SAIF file by the UNIX utility vcd2saif, that uses the set_switching_activity command in dc_shell to set the static probability and toggle rate for elements in the design. The backward-annotation SAIF file is read in the dc_shell before compilation by the function read_saif, which incorporates information about switching activity into the compilation and optimization process performed by the Design CompilerTM and Power CompilerTM.

4.1.4 Setting Design Constraints

Area and power constraints are set by the dc_shell commands set_max_area, and set_max_total_power. Maximum dynamic power and leakage power may be set individually by the commands set_max_dynamic_power and set_max_leakage_power, respectively. Timing constraints can be set by the set_max_transition command from input ports or pins to output ports or pins. However, if the design is clocked, Design CompilerTM assumes single cycle datapaths between registers and the create_clock command can be used to set timing. To synthesize and optimize the design the set_max_area and set_max_total_power have been set to zero. To set timing constraints of combinational logic between registers, the create_clock command has been used.

Architecture one and two have been synthesized for 200MHz, 300MHzand 400MHz clock frequency, and for different input data format distributions, as described in Section 4.1.3. When simulating switching activity, all four rounding modes have been simulated for each format to capture switching in every register and combinational units. The compile_ultra command from the dc_shell enables the Design Compiler Ultra optimizations available from Synopsys as described in [28], which, i.a., includes advanced arithmetic optimization and obtains better quality of result for timing and area. Design Compiler Ultra and Power Compiler works side by side. Power Compiler optimizes for timing, area and power simultaneously and includes switching activity information to obtain better results concerning power.

4.2 Architecture One

Architecture one attempts to be a power optimized vectorized floating-point multiplier. In this Section, the area usage and power consumption of this architecture, realized in 65nm and 90nm CMOS, will be investigated. Power units are given in mW, and area units in μm^2 .

4.2.1 Power

Table 4.1 and 4.3 presents internal-, switching-, leakage- and total power dissipated by architecture one in 65nm and 90nm CMOS technology respectively, with typical input data distribution, as described in Section 4.1.3 at 200MHz, 300MHz and 400MHz clock frequency. Table 4.2 and 4.4 shows which part of the circuit that dissipates the largest amount of power.

Clock frequency	Power			
	Internal	1.0800	85.17	% of dynamic power
200 MHz	Switching	0.1880	14.83	% of dynamic power
200 MIIIZ	Leakage	0.0185	1.44	% of total power
	Total	1.2860	100.00	% of total power
	Internal	1.6190	85.30	% of dynamic power
300 MHz	Switching	0.2790	14.70	% of dynamic power
300 MHZ	Leakage	0.0228	1.19	% of total power
	Total	1.9210	100.00	% of total power
	Internal	2.1700	84.83	% of dynamic power
400 MHz	Switching	0.3880	15.17	% of dynamic power
400 MHZ	Leakage	0.0286	1.11	% of total power
	Total	2.5870	100.00	% of total power

Table 4.1: Architecture one, 65nm CMOS total power consumption.

From Table 4.1 it can be seen that, in 65nm low power CMOS, leakage power is much less than estimated, on average 1.25% of total power compared to the estimated value of 30%. This is because no idle simulation has been performed as in [2], and because target library is optimized for low power. The major power component, internal power, is due to charging and discharging of capacitive loads internal to the cells, where the cells represents the instantiated Verilog modules. The average increase in total power consumption equals 0.6505 mW/100 MHz. From Table 4.2 it can be seen that over 85% of total power is consumed by registers in the 65nm circuit. Significand multipliers only accounts for 4.63% of total power on average. This is a surprising result, which contradicts the assumptions made in the power estimation methodology, that the significand multipliers are the most power consuming units in the design. However, this result is partially because of datapath optimizations performed by the Synopsys tools, it is also possible that the sequential elements are not optimized for low power in the same manner as the datapath elements. This should be investigated further.

From Table 4.3 it can be seen that, in 90nm CMOS, power consumption is much larger than in 65nm CMOS. All power components are increased in size, internal, switching and leakage. The most important increase are the

Clock frequency	Power	% of total power
	Registers	87.6
	Multiplier Unit	4.3
200 MHz	Rounding Unit	0.7
	Select Output	3.0
	Select Input	3.9
	Registers	86.9
	Multiplier Unit	4.7
$300 \mathrm{~MHz}$	Rounding Unit	0.9
	Select Output	3.1
	Select Input	3.6
	Registers	86.6
	Multiplier Unit	4.9
$400 \mathrm{~MHz}$	Rounding Unit	0.9
	Select Output	3.0
	Select Input	3.8

Table 4.2: Architecture one, 65nm CMOS building blocks power consumption.

increase in ratio of switching power to total dynamic power and the ratio of leakage power to total power. Switching power is on average, at the different clock frequencies, 36% of total dynamic power, and leakage power 9.62% of total power. The large increase in power consumption is partially because the 65nm library is a low-power library, and Synopsys Design CompilerTM and Power CompilerTM exploits features in the low-power library to obtain lower power consumption, and hence internal-, switching- and leakage power is reduced. The average increase in total power is 5.1850mW/100MHz. In Table 4.4 power dissipated by major units, when realized in 90nm CMOS, are presented. The results presented in Table 4.4 are more as expected, where the significand multipliers accounts for the larger part of the total power consumption. Approximately 28% by the registers, compared to the 65nm results where on average 87% is dissipated in registers and 4.6% in multipliers.


Figure 4.1 shows power consumption of architecture one at 200MHz, 300MHz and 400MHz in 65nm CMOS and for typical input data distribution, only FP16 input data, only FP32 input data and only FP64 input data. At 200MHz a strange case occurs. When only FP16 computations are performed, power consumption is much larger than when the other input data distributions are computed. From the synthesis report it can be seen that the large power consumption is mostly due to high internal and switching power in the 53-bit and one of the 24-bit multipliers. Architecture one


Clock frequency	Power			
	Internal	5.5030	64.15	% of dynamic power
200 MHz	Switching	3.0760	35.85	% of dynamic power
200 MHZ	Leakage	1.1500	11.81	% of total power
	Total	9.7340	100.00	% of total power
	Internal	8.9450	64.17	% of dynamic power
$300 \mathrm{~MHz}$	Switching	4.9950	35.83	% of dynamic power
300 MIIZ	Leakage	1.4700	9.54	% of total power
	Total	15.4090	100.00	% of total power
	Internal	11.8440	63.70	% of dynamic power
400 MHz	Switching	6.7500	36.30	% of dynamic power
400 MIIIZ	Leakage	1.5100	7.51	% of total power
	Total	20.1040	100.00	% of total power

Table 4.3: Architecture one, 90nm CMOS total power consumption.


Clock frequency	Power	% of total power
	Registers	28.2
	Multiplier Unit	61.1
200 MHz	Rounding Unit	7.0
	Select Output	1.0
	Select Input	1.2
	Registers	28.4
	Multiplier Unit	60.0
300 MHz	Rounding Unit	8.0
	Select Output	1.0
	Select Input	1.1
	Registers	27.0
400 MHz	Multiplier Unit	60.4
	Rounding Unit	9.3
	Select Output	0.9
	Select Input	1.1


Table 4.4: Architecture one, 90nm CMOS building blocks power consumption.





(a) Power consumption at 200 MHz.





(c) Power consumption at 400 MHz.

Figure 4.1: Architecture one, 65nm CMOS power consumption.

has been simulated and synthesized at 200 MHz for only FP16 computations several times to locate the reason for this strange behavior without luck. The behavior is strange because this does not happen at either 300 MHz or 400 MHz clock frequency, where power consumption when performing FP16 computations are as expected. It may have happened because of insufficient control in the synthesis process, because only power, area and timing constraints are set, unexpected optimizations may have occurred. Figure 4.1 shows that FP32 computations are the most power consuming, except the strange case when performing FP16 computations at 200 MHz. However, what is important to remember is that switching activity information from the simulation are included in the optimization process performed by Design CompilerTM and the Power CompilerTM, which may lead to somewhat different circuits and hence power consumptions.

Figure 4.2 shows power consumption of architecture one at 200MHz, 300MHz and 400MHz in 90nm CMOS and for typical input data distribution, only FP16 input data, only FP32 input data and only FP64 input data. Figure 4.2 better highlights the effect of increasing clock frequency than Figure 4.1 because the 90nm library is a general purpose library and not optimized for low power. Figure 4.2 shows that for any of the three clock frequencies, FP16 computations are the least power consuming. Typical input data distribution is the second least power consuming, FP32 computations the second largest and FP64 computations the largest. Internal power is significantly higher for typical input data distribution than for any other because the capacitance switched internal to the multiplier unit is higher, and switching power is significantly lower because several multipliers are now driving the output. When performing only FP16, FP32 or FP64 computations the internal load capacitance is reduced because only some multipliers are used, and hence internal power is reduced. Switching power is increased because the output of the used multipliers have to drive a wide bus, and the gates connected to the bus.

Figure 4.3 compares dissipated power by architecture one in 65nm and 90nm CMOS assuming typical input data distribution at 200MHz, 300MHz and 400MHz. The differences are large. In 90nm CMOS, on average at the different clock frequencies, 7.79 times more power is dissipated than in 65nm CMOS. It can also be seen that in 90nm CMOS, switching power is a significantly larger part of the total dynamic power consumption. In addition, leakage power is much higher in the 90nm circuit. However, many of the differences are probably mostly due to that the 90nm library is a general purpose library not optimized for low power, as the 65nm library is. Hence, different optimizations are performed by the Synopsys tools to meet the constraints of lowest possible total power consumption and smallest possible area at a given clock frequency.




Figure 4.2: Architecture one, 90nm CMOS power consumption.




Figure 4.3: Architecture one, 90nm and 65nm CMOS power comparison.

4.2.2 Area

Table 4.5 and 4.6 presents registers, significand multiplier unit, exponent unit, rounding and exception unit and total area usage by architecture one in 65nm and 90nm CMOS technology, with typical input data distribution.

Clock frequency	Area			
	Registers	5347.6470	9.46	% of total area
	Multiplier unit	42684.6992	75.50	% of total area
200 MHz	Exponent unit	827.8377	1.47	% of total area
	Rounding unit	4378.4097	7.74	% of total area
	Total	56536.7109	100	% of total area
	Registers	5357.0068	8.96	% of total area
	Multiplier unit	45084.0664	75.37	% of total area
$300 \mathrm{~MHz}$	Exponent unit	829.3976	1.39	% of total area
	Rounding unit	5220.324	8.73	% of total area
	Total	59816.4414	100	% of total area
	Registers	5406.4063	8.6	% of total area
400 MHz	Multiplier unit	47699.4180	75.84	% of total area
	Exponent unit	828.8778	1.32	% of total area
	Rounding unit	5557.2886	8.84	% of total area
	Total	62899.0469	100	% of total area

Table 4.5: Architecture one, 65nm CMOS area usage.

Differences in area usage for the four input data distributions considered in Section 4.2.1 are small compared to differences in power consumption and around 1% at the different clock frequencies. The registers, multiplier unit and rounding and exception unit are the most area consuming building blocks in architecture one when realized in both 65nm and 90nm CMOS technology. Significand multipliers are by far the largest building block, which together with registers and the rounding and exception logic accounts for over 90% of total area. The ratio of registers to total area, multiplier unit to total area and rounding and exception unit to total area does not change significantly when realized in 65nm CMOS or 90nm CMOS. On average, at 200MHz, 300MHz and 400MHz, the 90nm circuit is 1.91 times larger than the 65nmcircuit. This is a bit larger than expected, because the gate length in 90nmCMOS is approximately 1.4 times larger than in 65nm CMOS. However, area is also dependent of available gates and marco blocks in the target library. Area usage is, as power consumption, dependent on clock frequency, because area is traded to meet the timing constraints, mainly in the 53-bit significand multiplier. The increase in total area are more linearly increasing with clock frequency in the 65nm circuit than the 90nm circuit.

Clock frequency	Area			
	Registers	9983.7744	9.17	% of total area
	Multiplier unit	83370.6250	76.58	% of total area
200 MHz	Exponent unit	1564.0778	1.44	% of total area
	Rounding unit	8086.0181	7.43	% of total area
	Total	108863.2578	100	% of total area
	Registers	9995.8486	8.59	% of total area
	Multiplier unit	89636.4297	77.03	% of total area
$300 \mathrm{~MHz}$	Exponent unit	1571.7610	1.35	% of total area
	Rounding unit	8897.1494	7.65	% of total area
	Total	116362.0625	100	% of total area
	Registers	9989.2627	8.47	% of total area
400 MHz	Multiplier unit	89948.2031	76.27	% of total area
	Exponent unit	1568.4681	1.33	% of total area
	Rounding unit	9979.4297	8.46	% of total area
	Total	117933.8281	100	% of total area

Table 4.6: Architecture one, 90nm CMOS area usage.

4.3 Architecture Two

Architecture two trades power for area, and attempts to be an area and throughput optimized vectorized floating-point multiplier. This Section investigates power consumption and area usage of architecture two, realized in 65nm and 90nm CMOS at 200MHz, 300MHz and 400MHz clock frequency. As for architecture one, power units are given in mW, and area units in μm^2 .

4.3.1 Power

Table 4.7 and 4.9 presents internal-, switching-, leakage- and total power dissipated by architecture two realized in a 65nm low-power CMOS and 90nm CMOS, with typical input data distribution as described in Section 4.1.3.

In the 65nm circuit, power is mostly dissipated by charging and discharging of capacitances internal to the cells, and charging and discharging of capacitances at the output of the cells. Leakage power is very low, and the ratio of leakage power to total power decreases with increasing clock frequency because the dynamic power component grows faster than the static power component. The estimated leakage power is over 90 times larger on average, at the different clock frequencies. Table 4.8 shows which building blocks in the design that dissipates the most power. The registers, significand multipliers and the rounding and exception logic accounts for approximately 95% of total power consumption, where the multiplier unit is the most power consuming building block. The average increase in power is

4.3. ARCHITECTURE TWO

Clock frequency	Power			
	Internal	2.4660	57.46	% of dynamic power
200 MHz	Switching	1.8260	42.54	% of dynamic power
200 WIIIZ	Leakage	0.0168	0.39	% of total power
	Total	4.3088	100	% of total power
	Internal	4.2240	57.59	% of dynamic power
300 MHz	Switching	3.1100	42.41	% of dynamic power
300 MIIZ	Leakage	0.0229	0.31	% of total power
	Total	7.3569	100	% of total power
	Internal	5.3430	56.61	% of dynamic power
400 MHz	Switching	4.0950	43.39	% of dynamic power
400 MIIIZ	Leakage	0.0215	0.23	% of total power
	Total	9.4595	100	% of total power

Table 4.7: Architecture two, 65nm CMOS total power consumption.

Clock frequency	Power	% of total power
	Registers	36.2
	Multiplier Unit	52.9
$200 \mathrm{~MHz}$	Rounding Unit	6.8
	Select Output	1.6
	Select Input	1.2
	Registers	35.3
	Multiplier Unit	54.8
$300 \mathrm{~MHz}$	Rounding Unit	7.2
	Select Output	1.5
	Select Input	1.1
400 MHz	Registers	33.2
	Multiplier Unit	54.2
	Rounding Unit	8.1
	Select Output	1.5
	Select Input	1.1

Table 4.8: Architecture two, 65nm CMOS building blocks power consumption.

Clock frequency	Power			
	Internal	6.4050	64.16	% of dynamic power
200 MHz	Switching	3.5780	35.84	% of dynamic power
200 MHZ	Leakage	0.9980	9.09	% of total power
	Total	10.9810	100.00	% of total power
	Internal	10.5920	64.97	% of dynamic power
$300 \mathrm{~MHz}$	Switching	5.7120	35.03	% of dynamic power
300 MHZ	Leakage	1.1600	6.64	% of total power
	Total	17.4640	100.00	% of total power
	Internal	14.1970	64.08	% of dynamic power
$400 \mathrm{~MHz}$	Switching	7.9570	35.92	% of dynamic power
	Leakage	1.3100	5.58	% of total power
	Total	23.4620	100.00	% of total power

Table 4.9: Architecture two, $90\,nm$ CMOS total power consumption.


Clock frequency	Power	% of total power
	Registers	26.8
	Multiplier Unit	63.2
200 MHz	Rounding Unit	5.7
	Select Output	1.3
	Select Input	1.1
	Registers	25.1
	Multiplier Unit	61.3
300 MHz	Rounding Unit	7.8
	Select Output	1.4
	Select Input	1.0
	Registers	25.4
	Multiplier Unit	63.0
400 MHz	Rounding Unit	7.8
	Select Output	1.3
	Select Input	1.0

Table 4.10: Architecture two, $90\,nm$ CMOS building blocks power consumption.


2.5735 mW/100 MHz.

Table 4.9 presents internal-, switching-, leakage- and total power dissipated by architecture two realized in 90nm CMOS. Compared to the 65nmcircuit, the 90nm circuit has significantly higher total power consumption at all clock frequencies. The internal power percentage is higher, while the switching power percentage is lower. Leakage power is also increased compared to the 65nm circuit, and on average responsible for 7.10% of total power consumption. The ratio leakage to total power is reduced as clock frequency increases, because internal and switching power grows faster than leakage power. Leakage power is independent of clock frequency but proportional to area. As clock frequency increases, larger area are required by mainly the significand multipliers as a tradeoff between area, timing and power. Average increase in power is 6.2405 mW/100MHz, which is 3.6670 mWhigher than the 65nm circuit. Table 4.10 shows which part of the circuit that dissipates most power. Compared to the 65nm circuit, less power is consumed by the registers, and more power is consumed by the multiplier unit. Average increase in power consumed by the multiplier unit is 8.53%, and average reduction in power consumed by the registers are 9.13%. As for the 65nm circuit, the rounding unit is the third most power consuming unit. The differences in leakage-, internal- and switching power of the 65nm circuit and the 90nm circuit are probably due to different optimizations performed by the Synopsys tools based on available cells in the target library.


Figure 4.4 shows power consumption of architecture two at 200MHz, 300MHz and 400MHz in 65nm CMOS and for typical input data distribution, only FP16 input data, only FP32 input data and only FP64 input data. Internal-, switching-, leakage- and total power are included to show how input data distribution affects power consumption of architecture two. FP16 computations dissipates the least amount of power at all clock frequencies, mostly because of less charging and discharging of load capacitances both internal in multiplier cells and at their outputs. The differences of the four input data distributions increases with clock frequency, and are clearest at 400 MHz. Figure 4.5 shows power consumption of architecture two realized in 90nm CMOS, which shows even larger differences in power consumption at increasing clock frequency compared to the 65nm circuit. The effect of which data format used are somewhat different in the 65nm circuit and the 90nm circuit. The most significant difference are the internal- and switching power component of the two circuits. In the 65nm circuit, the internal power are almost equal for typical input data, FP32 input data and FP64 input data, however in the 90nm circuit, the internal power is significantly larger for typical input data than for FP32- and FP64 input data. In both circuits, the internal power are smallest for FP16 input data. In the 65nm circuit, the switching power are almost equal for typical input data, FP32- and FP64



(a) Power consumption at 200MHz.



(b) Power consumption at 300*MHz*.



(c) Power consumption at 400MHz.

Figure 4.4: Architecture two, 65nm CMOS power consumption.




Figure 4.5: Architecture two, 90nm CMOS power consumption.




Figure 4.6: Architecture two, 90nm and 65nm CMOS power comparison.

input data as well, but in the 90*nm* circuit typical input data has the lowest switching power, then FP16- input data, and FP32- and FP64 input data have almost equal switching power. These differences are probably due to available cells in the target library, and hence optimization performed in the datapaths. In the simplified power estimation methodology used to compare the architectures, architecture two was estimated to have equal power consumption for only FP16, only FP32 and only FP64 computations. This is not the case. In the estimation methodology, is was assumed that every bit in the multipliers had equal switching for all formats. As seen from Figure 4.4 and Figure 4.5, FP16 computations have both less switching and internal power compared to FP32 and FP64 computations. This should be considered if the power estimation methodology is to be improved. Concerning total power, both circuits have power consumptions where FP16 computations requires the least amount of power, then typical input data computations, and FP32and FP64 computations have almost equal total power consumptions.

Figure 4.3 compares dissipated power by architecture two in 65nm and 90nm CMOS assuming typical input data distribution. Power consumption by the 90nm circuit is on average 10.26mW higher than the 65nm circuit, at 200MHz, 200MHz and 400MHz clock frequency. Differences in leakage power of the two circuits are well highlighted in Figure 4.3. Internal- and switching power are closer to equal for the 65nm circuit than the 90nm circuit. This is due to more switching internal in the cells in the 90nm circuit, and less switching of outputs. These differences are probably due to different optimizations because of available cells in the target library.

4.3.2 Area

The area usage of architecture two is presented in Table 4.11 and 4.12, where area required by registers, the multiplier unit, the exponent unit and the exception and rounding unit, in addition to total area are included.

Differences in area usage for the four input data distributions are small compared to differences in power consumption and around 1 % at the different clock frequencies. The significand multiplier unit is by far the largest unit in both the 65nm circuit and the 90nm circuit. The ratio of multiplier unit area to total area is approximately 2% larger in the 90nm circuit, compared to the 65nm circuit. The 90nm circuit are on average 1.93 times larger than the 65nm circuit and 200MHz, 300MHz and 400MHz clock frequency. The area usage of architecture two increases more linearly with clock frequency when realized in the 90nm general purpose library. When realized in the 65nm low-power library, the largest increase in area occurs when going from 200MHz to 300MHz clock frequency. When going from

Clock frequency	Area			
	Registers	5739.7617	12.27	% of total area
	Multiplier unit	33117.7344	70.77	% of total area
200 MHz	Exponent unit	656.7595	1.40	% of total area
	Rounding unit	3883.3469	8.30	% of total area
	Total	46796.8789	100	% of total area
	Registers	5775.6426	11.36	% of total area
	Multiplier unit	36380.5391	71.55	% of total area
300 MHz	Exponent unit	659.3595	1.30	% of total area
	Rounding unit	4614.4980	9.08	% of total area
	Total	50843.0000	100	% of total area
	Registers	5800.0767	11.53	% of total area
400 MHz	Multiplier unit	35370.0977	70.30	% of total area
	Exponent unit	675.4794	1.34	% of total area
	Rounding unit	4896.8638	9.73	% of total area
	Total	50314.1602	100	% of total area

Table 4.11: Architecture two, 65nm CMOS area usage.

Clock frequency	Area			
	Registers	10668.7070	11.7	% of total area
	Multiplier unit	66626.7500	73.06	% of total area
200 MHz	Exponent unit	1250.1659	1.37	% of total area
	Rounding unit	6541.7031	7.17	% of total area
	Total	91194.0938	100	% of total area
	Registers	10696.1465	11.23	% of total area
	Multiplier unit	68993.0703	72.44	% of total area
300 MHz	Exponent unit	1247.9708	1.31	% of total area
	Rounding unit	8062.9741	8.47	% of total area
	Total	95242.0469	100	% of total area
	Registers	10759.8096	10.81	% of total area
400 MHz	Multiplier unit	71746.6641	72.10	% of total area
	Exponent unit	1255.6536	1.26	% of total area
	Rounding unit	8995.9385	9.04	% of total area
	Total	99506.2188	100	% of total area

Table 4.12: Architecture two, 90nm CMOS area usage.

300MHz to 400MHz, area is reduced somewhat for the 65nm circuit. This is probably because at 300MHz, the 65nm circuit has traded area for better power results.

4.4 Power Comparison

Because architecture one trades area for better power results, and architecture two trades power for better area results, different power and area results were expected, as estimated in Section 2.2 and 2.3. This Section will compare the power results of the implemented architectures. In addition, because the 65nm circuits are realized using a low-power CMOS process, and the 90nmcircuits are realized using a general purpose CMOS process, differences in target process will be highlighted. Figure 4.7 compares dissipated power by architecture one and two at 200MHz, 300MHz and 400MHz for typical input data distribution realized in a 65nm low-power CMOS process, and Figure 4.8 compares dissipated power by the two architectures realized in a 90nm general purpose CMOS process.

From Figure 4.7 it can be seen that architecture one has much better power results than architecture two. On average, at 200MHz, 300MHz and 400MHz, power consumed by architecture two is 5.1104mW larger than by architecture one. Both internal power and switching power are significantly lower in architecture one, due to reduced switching inside the cells and switching at the their outputs. Hence, to obtain the best power results architecture one should be chosen. The difference in power consumption by the two architectures grows larger as clock frequency increases. However, because the vectorized floating-point multipliers are reaching the limit of how much clock frequency can be increased without introducing pipeline registers in the significand multipliers, or multicycle multipliers, power results may be different at higher frequencies. Because of the surprising result that registers are more power consuming the 65nm circuit of architecture one, power may be further reduced if low-power registers are used, assuming this is the cause for the result.

If the two architectures are realized in a 90nm general purpose CMOS process, the differences between architecture one and architecture two are less distinct, as seen in Figure 4.8. On average, at the different clock frequencies, architecture two consumes 2.2200mW more power than architecture one. The difference in power consumption of the two architectures are much less when realized in a general purpose process than if a low-power process is used. However, the difference grows larger as clock frequency increases because dynamic power becomes more dominant over leakage power. At




Figure 4.7: 65*nm* architecture power comparison.





Figure 4.8: 90nm architecture power comparison.

400 MHz, the difference in power consumption of the two architectures equals approximately 4mW, while at 200 MHz the difference is approximately 1mW. As for the 65nm circuits, to obtain the best power result, architecture one should be chosen.



(c) Estimated vs. real power, only FP64 input data.

Figure 4.9: Estimated vs. real power comparison.

Architecture one and two was selected for implementation based on estimations performed in Chapter 2. Figure 4.9 compares the estimated power consumption of architecture one and two to the real power consumption obtained from synthesis, for only FP16 input data, only FP32 input data and only FP64 input data. The numbers for the real power consumption are from the 65nm circuits at 300MHz, but the same relative difference between the architectures would be obtained at 200MHz and 400MHz, and by the 90nm circuits, except at 200MHz in the 65nm architecture one circuit where power consumption is surprisingly high when computing only FP16 input data. As seen from Figure 4.9, the estimated power consumption gives a good picture of the relative difference between the two architectures, except when only FP64 input data are computed. When only FP64 input data are computed, architecture one is estimated to have higher power consumption than architecture two. This is because static power was assumed to be 30%of total power consumption, which is much higher than in both the 65nmand the 90nm circuits, where average static power is less than 1.5% and less 10%, respectively. In addition, significand multipliers are not implemented as array multipliers as assumed in the estimation methodology but parallelprefix multipliers which exploits low-power features in the target library to obtain better power results. The relative estimated difference in power consumption by the two architectures, is largest when only FP16 input data is computed, and decreases when only FP32 data is computed. But, as seen in Figure 4.9, the real difference in power consumption grows larger larger when only FP32 and only FP64 input data is computed compared to only FP16 input data. Hence, the estimation methodology predicted correctly in two of three cases, and has a fidelity of 66%.

4.5 Area Comparison

Architecture one trades area for better power results, and architecture two trades power for better area results. By using multipliers, adders and subtractors, and rounding and exception logic that exactly fit the width of the operands being computed, architecture one reduces total power consumption at the cost of additional multipliers, adders and subtractors, and rounding and exception logic. This additional logic increases total area significantly, compared to architecture two. Figure 4.10 compares the 65nm circuits concerning area usage, and Figure 4.11 compares the 90nm circuits. The relative difference in area usage of the two architectures are approximately equal in the 65nm and 90nm circuits. On average, in the 65nm realization of architecture one and two, architecture one is 10432.7200 μm^2 larger than architecture two. In the 90nm realization, architecture one is 19072.2630 μm^2 larger than architecture two. On average, at different clock frequencies, the multiplier unit in architecture two accounts for approximately 70% of total area in 90nm CMOS, and approximately 72% in 65nm CMOS. In architecture one, the multiplier unit accounts for approximately 76% of total area in both 65nm and 90nm CMOS. Hence, the multiplier unit is the largest unit in both architectures. Figure 4.10 and 4.11 shows that the differences in the multiplier unit accounts for almost all the difference between the architectures. The difference in area usage by registers, exponent unit and rounding and exception unit is very small. As discussed in Section 4.2.2, area of architecture one increases more linearly with clock frequency in the 65nm circuits than in the 90nm circuits. For architecture two, area increases more linearly with increasing clock frequency in the 90nm circuits than in the 65nm circuits. This is probably due to the nature of the architectures and optimization performed by the Synopsys tools based on target library.

As can be seen from Table 4.5, 4.6, 4.11 and 4.12, significand multipliers accounts for more than 70% of total area, and registers for more than 9%of total area. The estimations performed in Section 2.3 is based on transistors used in significand multipliers, exponent adders and registers, assuming multipliers implemented as array multipliers. In the synthesized circuits, significand multipliers are implemented as parallel-prefix multiplier from the DesignWare[®] library provided by Synopsys. In the estimations performed in Section 2.3, architecture one is estimated to require approximately 15% larger area than architecture two. In the 90nm realization of the two architectures, architecture one requires, on average at the different clock frequencies, 16.7% larger area than architecture two. In the 65nm circuits, on average, architecture one requires 17.5% larger area than architecture two. Hence, the estimation methodology has a fidelity of 100%, even if significand multipliers are implemented differently than assumed. This is because the multipliers are by far the largest building blocks of the design, and together with the registers accounts for approximately 80% of total area at different clock frequencies and target technologies.




Figure 4.10: 65nm CMOS architecture area comparison.




Figure 4.11: 90nm CMOS architecture area comparison.

Chapter 5

Conclusions

This Chapter concludes the thesis. Four, partially IEEE compliant, pipelined, vectorized floating-point multipliers supporting FP16, FP32 and FP64 input data was proposed in [7], and evaluated concerning area, power, latency and throughput. A methodology for estimating power has been developed to help choosing the best architecture to implement given a set of constraints. Two architectures with different area usage and power consumption have been implemented in RTL. Architecture one trades area for better power results, and architecture two trades power for smaller area. The two architectures have a latency of five clock cycles, and a throughput of 38400 Mbit/s at 300 MHz clock frequency.

The architectures have been tested with 500,000 testcases for each supported format and rounding mode to ensure correct behavior according to the IEEE standard for binary floating-point arithmetic. The simulations revealed an error in the rounding logic, which in rare cases rounds the product to zero when it should be rounded to the smallest representable normalized number in round-to-nearest even and round-to positive infinity mode. The error is believed to be format independent, but has only been detected when performing FP16 computations.

Architecture one and two have been synthesized at 200 MHz, 300 MHz and 400 MHz clock frequency, and for typical input data distribution, assuming 20% FP16 computations, 60% FP32 computations and 20% FP64 computations. In addition, the architectures have been synthesized for only FP16 computations, only FP32 computations and only FP64 computations to see how input data distribution affects power consumption. The architectures have been synthesized using a 65 nm low-power standard cell library, and a 90 nm general purpose standard cell library, to see how target technology affects the architectures concerning power.

5.1 Estimation Methodologies

An area estimation methodology was developed in [7], and a power estimation methodology has been developed in this thesis. The estimation methodologies have been used to select architecture one and two for implementation.

Power is estimated based on power dissipated by the significand multipliers, and simulation results from [1] and [2]. Static power consumed by a Full-Adder cell was computed using results from [1]. Assuming 30% static power consumption, in accordance with simulations performed in [2], dynamic power was computed from static power. The total power dissipated by the significand multipliers in the four proposed architectures was computed assuming multipliers implemented as array multipliers, using fulladders. Because static power is strongly technology dependent, and varies between process technologies, this estimation methodology has several uncertainties and sources of error. The power estimation methodology predicted architecture one to have the lowest power consumption for FP16 and FP32 input data, and architecture two to have the lowest power consumption for FP64 input data. From synthesis power reports it is seen that architecture one has lower power consumption than architecture two for all input data distributions, clock frequencies, and in both 65nm and 90nm technology. Hence, the power estimation methodology predicted correctly in two of the three estimated input data cases and has a fidelity of 66%.

Because area required by registers and significand multipliers accounts for the larger part of the vectorized floating-point multipliers proposed in [7], this is used to compare the architectures concerning area. Area estimations are performed based on the transistor count in significand multipliers and registers. The ratio of number of transistors in a Full-Adder cell to number of transistors in a 1-bit register, is used to compute the area required by the significand multipliers and registers of the different architectures. This gives a good picture of the the relative difference in area usage by the four architectures. Architecture one was estimated to be 15% larger than architecture two. From synthesis area reports it is seen that architecture one is 16.7% larger than architecture two in 90nm technology, and 17.5% in 65nmtechnology, on average at 200MHz, 300MHz and 400MHz clock frequency. Hence, the estimation methodology predicted a quite accurate relative difference between the architectures, and has a fidelity of 100%.

5.2 Power Results

The implemented architectures are designed to have different power consumptions, independent of target technology. But, because the 65nm library is a low-power process, and the 90nm library is a general purpose process, this highlights the differences in power consumption by the two architectures depending on target technology, in addition the the architectural differences. When realized in a 65nm low-power library, architecture one has a total power consumption of 1.9200mW at 300MHz, and architecture two a total power consumption of 7.3569mW. The average increase in total power consumption is 0.6505mW/100MHz for architecture one, and 2.5735mW/100MHz for architecture two. When realized in a 90nm general purpose library, architecture one has a total power consumption of 15.4090mW at 300MHz, and an average increase in total power consumption equal to 5.1850mW/100MHz. Architecture two has a total power consumption tion of 17.4640mW, and an average increase of 6.2405mW/100MHz.

The difference in power consumption by the two architectures are higher when realized in a low-power process than in a general purpose process technology. The difference in power consumption at 300MHz is 5.4369mW. This is because the synthesis tools exploits the low-power properties of the library when performing circuit optimization. When realized in a general purpose library, the difference in total power consumption is 2.0550mW at 300MHz. Hence, to fully obtain the best power result, architecture one should be realized in a low-power process.

5.3 Area Results

Because architecture one trades area for better power results it was estimated to use 15% larger area than architecture two. When realized in the 65nmlibrary, architecture one area usage is $59816.4414\mu m^2$ at 300MHz, architecture two area usage is $50843.0000\mu m^2$. When realized in the 90nm library, architecture one area usage is $116362.0625\mu m^2$, and architecture two area usage is $95242.0469\mu m^2$. Area is affected by clock frequency because area is traded to meet timing constraints, mainly in the 53-bit significand multiplier. In the 65nm circuits, architecture one is 17.5% larger than architecture two, and in the 90nm circuits, architecture one is 16.7% larger than architecture one. Hence, the relative difference in area usage are approximately equal when realized in a low-power library and a general purpose library.

5.4 Future Work

The implemented architectures have several improvements. Sticky exceptions, and clearing of exceptions have not been implemented properly. The implemented vectorized floating-point multipliers generates exceptions according to the IEEE standard for binary floating-point arithmetic, but the standard requires that exceptions shall be sticky and explicitly cleared by user. By writing to a clear-register, exceptions should be cleared. This has not been implemented according to the standard, and should be implemented to comply the IEEE standard.

An error in the rounding logic has been detected when simulating only FP16 input data in rounding-to-nearest even and round-to positive infinity mode. The error is believed to be format independent, but is only successfully detected by the FP16 input vectors. Result should be rounded to the smallest representable normalized number, but is rounded to zero. This error also has to be corrected to make the vectorized floating-point multipliers IEEE compliant. Rounding could be performed more effectively if the QFT algorithm presented in [20] is used. This requires the sum and carry form the significand multipliers to be delivered as carry-save encoded vectors. The DesignWare[®] library provides a multiplier with carry-save encoded sum and carry output [29], which could be used when implementing this algorithm.

Because the power estimation methodology did not predict correct relative difference in power consumption in all cases, this should be improved. To improve the power estimation methodology, target technology has to be taken into account, because static power differs significantly for a low-power library and a general purpose library. In addition, power consumption of architecture two is are not equal for FP16 computations, FP32 computations and FP64 computations as estimated. As seen from the 65nm synthesis results of architecture one, the multiplier unit is not the most power consuming. This should be investigated further. If this is the case, the power estimation methodology can not be based on the significand multipliers alone. power dissipated by registers also have to be included. A weight-function should be developed, where input format distribution and target technology are included when estimating power. Power, area and throughput should be weighted for a given set of architectures and constraints to give a better basis for choosing the best architecture to implement. Clock frequency should perhaps be included in the methodology as well, because differences in power consumption by the two architectures grows larger with increasing clock frequency.

The architectures are generically implemented, and can relatively easy be changed to a 256-bit input vectorized floating-point multiplier. The differences in area usage will be greater, and it might be interesting to look at power consumption of the two architectures, especially in a general purpose process where static power is a significant contributor to total power. Hence, architecture two might have better power results than architecture two due to lower static power dissipation, and because FP16, FP32 and FP64 computations have not equal dynamic power consumption as assumed in the power estimation methodology.

Bibliography

- S. T. Oskuii, Design of Low-Power Reduction-Trees in Parallel Multipliers. PhD thesis, Norwegian University of Science and Technology, 2008.
- [2] Q. X. et al., "Efficient subthreshold leakage current optimization leakage current optimization and layout migration for 90- and 65- nm asic libraries," *Circuits and Devices Magazine*, *IEEE*, vol. 22, no. 5, pp. 39– 47, Sept.-Oct. 2006.
- [3] ARM, "MaliTM graphics solution." http://www.arm.com/products/esd/ multimediagraphics_malioverview.html.
- [4] A. Stevens, "Arm[®] maliTM 3d graphics system solution." http://www.arm.com/miscPDFs/16514.pdf, December 2006.
- [5] Khronos, "Opengl es the standard for embedded accelerated 3d graphics." http://www.khronos.org/opengles/.
- [6] Khronos, "Openvg the standard for vector graphics acceleration." http://www.khronos.org/openvg/.
- [7] E. Stenersen, "Vectorized 256-bit input fp16/fp32/fp64 floating-point multiplier." Norwegian University of Science and Technology, 2007.
- [8] IEEE, *IEEE Standard for Binary Floating-Point Arithmetic*. IEEE, 1985.
- [9] I. Koren, Computer Arithmetic Algorithms. Natick, MA, USA: A. K. Peters, Ltd., 2001.
- [10] T. Njølstad, "Introduction to sie40aa low power digital design," NTNU, 2002.
- [11] R. B. Anantha P. Chandrakasan, Low Power Digital CMOS Design. Springer, 1995.
- [12] L. Wanhammar, DSP Integrated Circuits. Academic Press, 1999.

- [13] L. DADDA, "Some schemes for parallel multipliers," Alta Frequenza 34, pp. 349–356, May 1965.
- [14] C. WALLACE, "A suggestion for a fast multiplier," *EEE Trans. Electron. Comp.*, pp. 14–17, Feb. 1964.
- [15] M. Pedram, "Power minimization in ic design: principles and applications," ACM Trans. Des. Autom. Electron. Syst., vol. 1, no. 1, pp. 3–56, 1996.
- [16] D. D. Gajski, Principles of Digital Design. Prentice Hall, 1997.
- [17] Synopsys, "Designware[®]." http://www.synopsys.com/dw/ buildingblock.php.
- [18] Synopsys, "Designware[®]." http://www.synopsys.com/products /designware/docs/doc/dwf/datasheets/dw02_mult.pdf.
- [19] Synopsys, "Designware[®]." http://www.synopsys.com/products/ designware/dwtb/articles/multiplier_bldg_block/ multiplier_bldg_block.html.
- [20] G. Even and P.-M. Seidel, "A comparison of three rounding algorithms for ieee floating-point multiplication," *IEEE Trans. Comput.*, vol. 49, no. 7, pp. 638–650, 2000.
- [21] N. T. Quach, N. Takagi, and M. J. Flynn, "Systematic ieee rounding method for high-speed floating-point multipliers," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 12, no. 5, pp. 511–521, 2004.
- [22] S. Williams, "Icarus verilog." http://www.icarus.com/eda/verilog/.
- [23] Synopsys, "Designware[®]." http://www.synopsys.com/products/ designware/docs/doc/dwf/datasheets/dw_fp_mult.pdf.
- [24] Synopsys, "Designware[®]." http://www.synopsys.com/products/ designware/docs/doc/dwf/datasheets/fp_overview2.pdf.
- [25] Synopsys, "Design compilerTM." http://www.synopsys.com/products/ logic/design_compiler.html.
- [26] Synopsys, "Power compilerTM." http://www.synopsys.com/products/power_power_ds.html.
- [27] Synopsys, Power Products Reference Manual, 1999.
- [28] Synopsys, "Design compiler ultra performance capabilities." http://www.analogy.com/products/logic/adc_ultratech_bgr.pdf.
- [29] Synopsys, "Partial product multiplier." http://synopsys.com/ products/designware/docs/doc/dwf/datasheets/dw02_multp.pdf.

Appendix A

Architecture One Verilog Sources

The defines file contains definitions used in the design files.

			0
1	//		
2	// File	: d e	fines.v
3	// Auth	$or \ldots \ldots : Es$	pen Stenersen
4	// Date	: We	ed May 14 11:45:28 CEST 2008
5	// Revi	sion: 1.	0
6	// Desc	ription: Co	ontains definitions used in the design files.
7	11	Op	venrand widths, exponent widths, significand widths,
8	11	b i	as values and bus widths.
9	//		
10			
	'define		0
	'define		1
13	'define	FP64	2
14			
	'define		16
	'define		32
17	'define	FP64W	64
18			
	'define		10
	'define		23
	'define	FP64SW	52
22			
	'define		5
	'define		8
	'define	FP64EW	11
26			
		FP16BIAS	15
		FP32BIAS	127
	'define	FP64BIAS	1023
30			
	'define		2*(`FP64SW+1)
	'define		4*'FP32EW
	'define	SIGNBUS	4
34	(1 0	DUG	100
	'define	BUS	128
36	(1 0		
	'define		0
	'define		1
39	'define	NINF	2

74 APPENDIX A. ARCHITECTURE ONE VERILOG SOURCES

40 'define ZERO 3

```
1
   // File .....: vec_fp_mult.v
 \mathbf{2}
 3
   // Author .....: Espen Stenersen
      Date .....: Tue Apr 15 10:30:15 CEST 2008
 4
 5
     / Revision ...: 1.0
   // Description: Vectorized FP16/FP32/FP64 floating-point multiplier
 6
 7
                        top module. Assembles the architecture.
 8
 9
   'include "defines.v"
10
11
12 module vec fp mult
13 (
14
       start,
                               // Input. Starts computation.
                               // Input. FP vectors to be computed.
15
       vectors,
                               // Input. Format of vectors.
// Input. Rounding mode.
       format,
16
17
       mode,
                               // Input. Clears specified exceptions.
18
       clear,
                              // Output. Computed products.
// Output. Exceptions raised.
// Output. Output vector ready.
       products,
19
20
       exceptions,
21
       ready,
22
       clk,
23
       reset n
24 );
25
26
        // input(s)
27
                                          clk;
       input
28
       input
                                          reset n;
29
       input
                                          start;
       input ['BUS-1:0]
30
                                          vectors;
31
       input [1:0]
                                          format;
       input [1:0]
input [15:0]
32
                                          mode;
33
                                          clear;
34
       // output(s)
35
       output ['BUS-1:0]
output [15:0]
36
                                          products;
37
                                          exceptions;
38
       output
                                          ready;
39
       // wire(s)
40
41
       wire
                                          reset;
42
       wire ['BUS/2-1:0]
                                          DRH to stage2;
                                          DRL_to_stage2;
       wire ['BUS/2-1:0]
43
44
       wire [1:0]
                                          IR_to_stage2;
                                          IR_to_stage3;
IR_to_stage4;
45
       wire [1:0]
46
       wire
              [1:0]
47
       wire
              [1:0]
                                          M_to_stage2;
                                          M_to_stage3;
M_to_stage4;
             [1:0]
48
       wire
49
       wire
              [1:0]
                                          S0 to stage4;
50
       wire
              [15:0]
                                          DRF_to_stage3;
DRF_to_stage4;
DRE_to_stage3;
              ['FRACBUS-1:0]
51
       wire
              ['FRACBUS-1:0]
52
       wire
              ['EXPBUS-1:0]
53
       wire
                                          DRE_to_stage4;
DRS_to_stage3;
DRS_to_stage4;
              ['EXPBUS/2+3:0]
54
       wire
55
       wire
              ['SIGNBUS-1:0]
              ['SIGNBUS/2-1:0]
56
       wire
                                          start_to_stage1;
start_to_stage2;
start_to_stage3;
57
       wire
58
       wire
59
       wire
60
       wire
                                          start_to_stage4;
                                          load \overline{ST0};
61
       wire
```

 $\begin{array}{c} 63 \\ 64 \end{array}$

```
65
           Module \ instantiation\,.
 66
67
          / Registers. Keep track of start signal to set ready signal when
 68
 69
        // needed.
 70
        reg_enable \#(1) ST0
 71
 72
        (
                                                 // Data in.
// Data out.
73
            .\,\mathrm{d}
                       (start),
 74
                       (start to stage1),
           . q
 75
           . enable
                       (load \overline{ST0}),
                                                 // Enable bit.
 76
            .clk
                       (clk),
 77
           . reset
                       (reset)
 78
        );
 79
        ff #(1) ST1
 80
 81
        (
                                                 // Data in.
 82
            . d
                       (start to stage1),
                                                 // Data out.
 83
                       (start_to_stage2),
           . q
 84
           .clk
                       (clk),
 85
                       (reset)
           . reset
        );
 86
 87
 88
        ff #(1) ST2
89
        (
                                                 // Data in.
 90
            . d
                       (start_to_stage2),
 91
                       (start_to_stage3),
                                                 // Data out.
           . q
92
            .clk
                       (clk),
 93
                       (reset)
           . reset
94
        );
95
        ff #(1) ST3
 96
97
        (
                                                 // Data in.
// Data out.
98
            . d
                       (start_to_stage3),
99
                       (start_to_stage4),
           . q
           .clk
100
                       (clk),
101
            . reset
                       (reset)
102
        );
103
104
        // Pipeline stage 1.
105
        stage1 stage1
106
        (
                                                     // Input. Vectors.
// Input. Start computing.
107
            .vectors
                              (vectors),
108
            .start
                               (start),
                                                    // Input. Start computing.
// Input. Data format.
// Input. Rounding mode.
// Output. [127:64] of input.
109
           . format
                               (format),
                              (mode),
            . mode
110
            .DRH0 out
                              (DRH_to_stage2),
111
                                                    // Output. [63:0] of input.
                              (DRL_to_stage2),
112
           .DRL0_out
            . IR0_out
                                                     // Output. Format.
113
                              (IR_to_stage2),
                              (M_to_stage2),
(clk),
                                                     // Output. Rounding mode.
114
            .M0_out
115
           .clk
116
                              (reset)
           . reset
117
        );
118
        // Pipeline stage 2.
119
120
        stage2 stage2
121
        (
            .DRH0
122
                              (DRH_to_stage2), // Input from input register
                DRH0.
```

```
123
           .DRL0
                             (DRL_to_stage2), // Input from input register
               DRL0.
124
                                                 // Input from format register
           . format
                             (IR\_to\_stage2),
               IR0.
125
           . mode
                             (M to stage2),
                                                  // Input from mode register M0.
                            (DRF_to_stage3),
(DRE_to_stage3),
(DRS_to_stage3),
           . DRF0_out
126
                                                     Output to significand mults.
127
           .DRE0_out
                                                     Output to exponent adders.
           .\,\mathrm{DRS0\_out}
                                                    Output \ to \ sign \ computation .
128
                                                 // Output.
129
           . IR1_out
                             (IR_to_stage3),
                             (M_to_stage3),
(clk),
130
           .M1_out
                                                  // Output.
           .clk
131
132
           . reset
                             (reset)
133
       );
134
135
       // Pipeline stage 3.
136
       stage3 stage3
137
       (
           .DRF0
138
                             (DRF_to_stage3),
                                                  // Input from register DRF0.
           .DRE0
139
                             (DRE_to_stage3),
                                                     Input \ from \ register \ DRE0.
140
           .DRS0
                             (DRS to stage3),
                                                     Input from register DRS0.
                                                     Input from format register.
141
           .format
                             (IR_to_stage3),
142
           . mode
                             (M_to_stage3),
                                                     Input from mode register.
                             (DRS_to_stage4),
(DRE_to_stage4),
143
           .DRS1 out
                                                     Output to sign register.
           .DRE1_out
                                                     Output to exponent register.
144
                             (DRF_to_stage4),
145
           .DRF1 out
                                                     Output to fraction register.
           . S0_out
. M2_out
146
                             (S0_to_stage4),
                                                     Output to special register.
                             (M_to_stage4),
                                                     Output to mode register.
147
148
           .IR2 out
                             (IR to stage4),
                                                  // Output to format register.
149
           .clk
                             (clk),
150
           . reset
                             (reset)
151
       );
152
       // Pipeline stage 4 & 5.
153
154
       stage4 stage4
155
       (
156
           .start
                             (start_to_stage4),// Input.
                                                 // Input from register DRF1.
                             (DRF_to_stage4),
157
           .DRF1
                                                 // Input from register DRE1.
                             (DRE_to_stage4),
158
           .DRE1
159
           .DRS1
                             (DRS_to_stage4),
                                                     Input from register DRS1.
           .specials
                             (S0_to_stage4),
160
                                                     Input form register S0.
161
           .format
                             (IR_to_stage4),
                                                   / Input from register IR2.
                             (M_to_stage4),
(clear),
162
                                                     Input from regiser M2.
           . mode
163
           .clear excps
                                                     Input. Clear exceptions.
164
           .products
                             products),
                                                     Output.\ Final\ result.
                                                  // Output. Exceptions.
// Output. Result ready.
165
           .exceptions
                              exceptions),
166
           . ready
                             (ready),
167
           .clk
                             (clk),
168
                             (reset)
           . reset
169
       ):
170
171
172
        // Internal active high reset.
       assign reset = !reset_n;
173
       assign load\_ST0 = start;
174
175
176 endmodule // vec\_fp\_mult
```

```
1
 2 // File ..... stage1.v
 2 // Author.....: Espen Stenersen
4 // Date......: Fri Apr 18 16:11:23 CEST 2008
 5 // Revision ...: 1.0
 6 // Description: Stage one in pipeline.
 7 //
 8
 9 'include "defines.v"
10
11 module stage1
12 (
                        // Input. Vectors.
// Input. Start computing.
13
        vectors,
14
        start,
                         // Input. Data format.
15
        format,
                        // Input. Data format.
// Input. Rounding mode.
// Output. [127:64] of input.
// Output. [63:0] of input.
// Output. Format.
// Output. Rounding mode.
        mode,
16
       DRH0_out,
17
       DRL0<sup>out</sup>,
18
19
        IR0_out,
20
        M0 out,
21
        clk,
22
        reset
23);
24
25
        // input(s)
       input ['BUS-1:0]
input [0:0]
26
                                      vectors;
27
                                      start;
28
        input [1:0]
                                      format;
29
        input [1:0]
                                      mode;
30
        input
                                      clk;
31
        input
                                      reset;
32
33
        // output(s)
34
        output ['BUS/2-1:0]
                                     DRH0 out;
       output ['BUS/2-1:0]
output ['BUS/2-1:0]
output [1:0]
output [1:0]
35
                                     DRL0_out;
36
                                      IR0_out;
37
                                      M0_out;
38
39
        // wire(s)
        wire
40
                                      {\rm load\_drh}\,;
                                     load_drl;
load_ir0;
load_m0;
41
        wire
42
        wire
43
        wire
44
45
        // reg(s)
46
47
48
           Module instantiation.
49
            ____
50
51
        // Registers.
        reg_enable #('BUS/2) DRH0
52
53
        (
                         (vectors ['BUS-1:'BUS / 2]), // Data in.
(DRH0_out), // Data out.
            . d
54
55
            . q
                                                                // Enable bit.
            . enable
                        (load_drh),
56
57
                         (clk),
            .clk
58
            . reset
                         (reset)
59
        );
60
        reg_enable #('BUS/2) DRL0
61
62
        (
```

```
(vectors['BUS/2-1:0]), // Data in.
(DRL0_out), // Data out.
(load_drl), // Enable bit.
63
            . d
64
            . q
            .enable
65
66
            .clk
                         (clk),
67
                         (reset)
            . \operatorname{reset}
        );
68
69
        reg_enable \#(2) M0
70
71
        (
                                         // Data in.
// Data out.
// Enable bit.
72
            . d
                         (mode),
73
                         (M0_out),
            . q
                         (load_m0),
            . enable
74
            .clk
                         (clk),
75
76
            .reset
                         (reset)
77
        );
78
        reg_enable \#(2) IR0
79
80
        (
                                              // Data in.
// Data out.
// Enable bit.
            .\,\mathrm{d}
81
                         (format),
                         (IR0_out),
82
            . q
83
            .enable
                         (load_ir0),
84
            .clk
                         (clk),
85
            . reset
                         (reset)
86
        );
87
88
            Assigns .
89
90
91
92
        assign load\_drh = start \& (|format);
        assign load_drl = start;
93
        assign load_m0 = start;
assign load_ir0 = start;
94
95
96
97 endmodule // stage1
```

```
1
 2 /// File \ldots stage 2.v
 2 // Author.....: Espen Stenersen
4 // Date......: Fri Apr 18 16:29:31 CEST 2008
 5 // Revision ...: 1.0
 6 // Description: Stage two of pipeline.
 7 //
 8
 9 'include "defines.v"
10
11 \text{ module } stage2
12 (
                        // Input from input register DRH0.
// Input from input register DRL0.
13
       DRH0,
       DRL0,
14
                        // Input from format register IRO.
15
        format,
                        // Input from rounding mode register M0.
// Output to significand multipliers.
       mode,
16
17
       DRF0 out,
                        // Output to exponent adders.
       DRE0 out,
18
                        // Output to sign computation.
// Output.
       {\rm DRS0\_out}\,,
19
20
       IR1 out,
                        // Output.
21
       M1_out,
22
        \operatorname{clk},
23
        reset
24);
25
26
        // input(s)
        input ['\dot{BUS}/2-1:0]
27
                                         DRH0:
28
       input ['BUS/2-1:0]
                                         DRL0;
       input [1:0]
input [1:0]
29
                                         format;
30
                                         \operatorname{mode};
31
        input
                                         clk;
32
        input
                                         reset;
33
34
        // output(s)
       output ['FRACBUS-1:0]
output ['EXPBUS-1:0]
                                         DRF0_out;
DRE0_out;
35
36
37
       output ['SIGNBUS-1:0]
                                         DRS0_out;
       output [1:0]
output [1:0]
38
                                         IR1\_out\,;
39
                                         M1 out;
40
41
        // wire(s)
       wire ['FRACBUS-1:0]
wire ['EXPBUS-1:0]
42
                                         fracs;
43
                                         exps;
        wire ['SIGNBUS-1:0]
44
                                         signs;
45
46
47
       // reg(s)
48
49
        // Module instantiations.
50
51
        // -
52
53
        // Registers.
        ff #('FRACBUS) DRF0
54
55
        (
                        (fracs), // Data in.
(DRF0_out), // Data out.
56
            \cdot d
57
            . q
58
            .clk
                         (clk),
59
                        (reset)
            . \operatorname{reset}
60
        );
61
        ff #('EXPBUS) DRE0
62
```

```
63
         (
                          (exps), // Data in.
 64
             . d
                          (DRE0_out), // Data out.
 65
             . q
 66
             .clk
                          (clk),
 67
             .reset
                          (reset)
 68
         );
 69
         ff #('SIGNBUS) DRS0
 70
 71
         (
                          (signs), // Data in.
(DRS0_out), // Data out.
 72
             . d
 73
             . q
             .clk
 74
                          (clk),
 75
             .reset
                          (reset)
         );
 76
 77
 78
         ff \#(2) IR1
 79
         (
                                          // Data in.
                          (format),
 80
             . d
                          (IR1_out), // Data out.
(clk),
 81
             . q
 82
             .clk
 83
             .reset
                          (reset)
 84
         );
 85
 86
         ff \#(2) M1
 87
         (
                                          // Data in.
// Data out.
 88
             . d
                          (mode),
                          (M1_out),
 89
             . q
 90
             .clk
                          (clk),
 91
             .reset
                          (reset)
 92
         );
 93
         // Input mux / selector.
sel_input sel_input
 94
 95
 96
         (
                                          // Input from data-register high (DRH0).
// Input from data-register low (DRL0).
// Input form instrucion(format) register.
 97
             .drh
                          (DRH0),
 98
             .drl
                          (DRL0),
                          (format),
 99
             . format
                                          // Output to sign bus.
// Output to exponent bus.
// Output to significand bus.
100
             .signs
                          (signs),
101
             .exps
                          (exps),
102
             .fracs
                          (fracs)
103
         );
104
         defparam sel_input.WIDTH = 'BUS/2;
105
         defparam sel_input.SIGNBUS = 'SIGNBUS;
106
         defparam sel_input.EXPBUS = 'EXPBUS;
defparam sel_input.FRACBUS = 'FRACBUS;
107
108
109
110 endmodule // stage2
```

```
1
   // File .....: stage3.v
 \mathbf{2}
 2 // Author....: Espen Stenersen
4 // Date.....: Fri Apr 18 16:51:03 CEST 2008
 5 // Revision ...: 1.0
 6 // Description: Stage three of pipeline.
 7 //
 8
 9 'include "defines.v"
10
11 module stage3
12 (
                        // Input from fraction register.
// Input from exponent register.
13
       DRF0,
       DRE0,
14
                        // Input from sign register.
15
       DRS0,
                        // Input from format register.
// Input from rounding mode register.
       format,
16
17
       mode,
                        // Output to sign register.
       {\rm DRS1\_out}\,,
18
                        // Output to exponent register.
// Output to fraction register.
19
       DRE1_out,
20
       DRF1 out,
                        // Output to special values register.
       S0_{out},
21
                       // Output to rounding mode register.
// Output to format register.
       M2\_out,
22
23
       IR2_out,
24
        clk,
25
        reset
26);
27
28
        // input(s)
       input ['FRACBUS-1:0]
input ['EXPBUS-1:0]
29
                                        DRF0;
30
                                        DRE0;
31
        input ['SIGNBUS-1:0]
                                        DRS0;
       input [1:0]
input [1:0]
32
                                        format;
33
                                        mode;
34
       input
                                        clk;
       input
35
                                         reset;
36
37
        // output(s)
        output ['FRACBUS-1:0]
                                        {\rm DRF1\_out}\,;
38
                 ['FRACEOUS-1.0] DRS1_out;
['SIGNBUS/2-1:0] DRS1_out;
['EXPBUS/2+3:0] DRE1_out; // + overflow/underflow bits.
39
        output
        output ['EXPBUS/2+3:0]
40
        output [15:0]
41
                                        S0_{out};
       output [1:0]
output [1:0]
42
                                        M2_out;
                                        IR2_out;
43
44
45
        // wire(s)
        wire ['FRACBUS-1:0]
46
                                         prods;
47
        wire ['SIGNBUS/2-1:0]
                                         signs;
       wire ['EXPBUS/2+3:0]
wire [15:0]
48
                                        \operatorname{sums};
49
                                         specials;
50
        wire [3:0]
                                         ints;
       wire [3:0]
wire [3:0]
wire [3:0]
51
                                         infs;
52
                                         nans;
53
                                         zeroes;
54
55
        // reg(s)
56
57
       //
58
           Module \ instantiations.
59
60
61
        // Registers.
        ff #(FRACBUS) DRF1
62
```

```
63
        (
                        (prods), // Data in.
 64
            . d
                        (DRF1_out), // Data out.
 65
            . q
 66
            .clk
                        (clk),
 67
                        (reset)
            . reset
 68
        );
 69
         ff \#(`EXPBUS/2+4) DRE1
 70
 71
         (
                        (sums), // Data in.
(DRE1_out), // Data out.
 72
            . d
 73
            . q
            .clk
 74
                        (clk),
 75
                        (reset)
            . reset
        );
 76
 77
 78
         ff \#(\text{'SIGNBUS}/2) DRS1
 79
         (
                        (signs), // Data in.
(DRS1_out), // Data out.
 80
            . d
 81
            . q
 82
            .clk
                        (clk),
 83
                        (reset)
            . reset
 84
        );
 85
 86
         ff \#(16) S0
 87
         (
                        (specials), // Data in.
(S0_out), // Data out.
 88
            . d
 89
            . q
 90
            .clk
                        (clk),
 91
            .reset
                        (reset)
 92
        );
 93
 94
         ff \#(2) IR2
 95
         (
                                        // Data in.
 96
            . d
                        (format),
                        (IR2_out),
(clk),
                                        // Data out.
 97
            . q
 98
            .clk
 99
                        (reset)
            .reset
100
        );
101
         \mathrm{f}\,\mathrm{f}~\#(2)~\mathrm{M2}
102
103
         (
                                        // Data in.
// Data out.
104
            . d
                        (mode),
                        (M2_out),
105
            . q
            .clk
106
                        (clk),
107
            .reset
                        (reset)
108
        );
109
        110
111
112
        (
                                        // Input from significand bus.
// Input from exponent bus.
// Input.
                        (DRF0),
            . \mathrm{fracs}
113
114
            .exps
                        (DRE0),
115
            . format
                        (format),
                                        // Output.
// Output.
// Output.
                        (infs),
116
            .infs
117
            .ints
                        (ints),
118
            . nans
                        (nans),
                                        // Output.
119
            .zeroes
                        (zeroes)
120
        );
121
122
        mult_unit_mult_unit
123
        (
124
                        (DRF0),
                                        // Input from significand bus.
            .fracs
```

```
// Input from instruction register.
// Output to significand bus.
125
             . format
                          (format),
             . prods
126
                          (prods)
127
         );
128
129
         \exp\_unit \ \exp\_unit
130
         (
                                          // Input from exponent bus.
// Input from instruction register.
// Output to exponent bus.
131
             .exps
                          (DRE0),
132
             .format (format),
133
            . sums
                         (sums)
134
         );
135
136
         sign_unit sign_unit
137
         (
            .signs (DRS0), // Input signs from sign bus.
.signs_comp (signs) // Output to sign bus.
138
139
140
         );
141
142
         assign specials = { ints, zeroes, infs, nans };
143
144 endmodule // stage3
```

```
1
 2 // File .....: sel_output_tb.v
 3
   // Author .....: Espen Stenersen
     / Date .....: Thu Apr 24 21:39:26 CEST 2008
 4 /
  // Revision ...: 1.0
 5
   // Description: For testing select output logic.
 \mathbf{6}
 7 //
 8
9 'include "defines.v"
10
11 module stage4
12 (
13
      start,
                     // Input.
// Input from fraction register DRF1.
14
      DRF1,
                     // Input from exponent register DRE1.
      DRE1,
15
                     // Input from sign register DRS1.
// Input form special values register S0.
16
      DRS1,
17
       specials,
                     // Input from format register IR2.
18
      format,
      mode, // Input from rounding mode regiser M2.
clear_excps,// Input. Clear exceptions.
19
20
                    // Output. Final result.
21
      products,
                    // Output. Exceptions.
// Output. Result ready.
22
       exceptions,
23
      ready,
24
      clk,
25
       reset
26);
27
28
       // Input(s)
29
      input
                                       start;
      input ['FRACBUS-1:0]
30
                                       DRF1;
31
      input
              ['EXPBUS/2+3:0]
                                       DRE1; // + overflow/underflow bits.
              ['SIGNBUS/2-1:0]
      input
32
                                       DRS1;
      input [15:0]
33
                                       specials;
      input [1:0]
34
                                       format;
      input [1:0]
input [15:0]
35
                                       mode;
36
                                       clear_excps;
37
      input
                                       clk;
38
      input
                                       reset;
39
       // Output(s)
40
      output ['BUS-1:0]
41
                                       products;
      output [15:0]
42
                                       exceptions;
43
      output
                                       ready;
44
45
       // wire(s)
      wire ['BUS-1:0]
46
                                       products;
47
      wire [15:0]
                                       exceptions tmp;
                                       load_drh;
load_drlh;
48
      wire
49
      wire
                                       load drll;
50
      wire
51
                                       load\_excep\_l;
      wire
52
      wire
                                       load_excep_h;
53
      wire [15:0]
                                       ex;
54
      wire [15:0]
                                       clear;
                                       clear_l;
clear_h;
55
       wire
             [7:0]
            [7:0]
56
      wire
57
      wire [7:0]
                                       ex_h_i;
58
                                       ex_l_i;
      wire
            [7:0]
                                       ex_h_out;
            [7:0]
59
      wire
60
       wire
            [7:0]
                                       ex_l_out;
                                       prods;
61
      wire ['BUS-1:0]
62
      wire
                                       ready_tmp;
```

```
63
        wire ['BUS/2-1:0]
                                           result;
        wire [7:0]
64
                                           exceps;
65
        wire [1:0]
                                           format;
66
67
        // reg(s)
 68
 69
        // -
 70
        // Module instantiation.
 71
 72
73
 74
        // Product registers.
 75
        reg_enable \#(32) DRLL
 76
        (
                                                          // Data in.
 77
            . d
                               (prods[31:0]),
                                                          // Data out.
// Enable bit.
 78
                               (products [31:0]),
           . q
 79
            . enable
                               (load_drll),
 80
           .clk
                               (clk),
 81
           . reset
                               (reset)
 82
        );
 83
        reg_enable #(32) DRLH
 84
 85
        (
                                                         // Data in.
// Data out.
86
            . d
                               (prods[63:32]),
 87
                               (products [63:32]),
            . q
 88
            . enable
                               (load_drlh),
                                                          // Enable bit.
89
            .clk
                               (clk),
90
           . reset
                               (reset)
91
        );
92
        reg_enable \#(64) DRH
 93
94
        (
                                                         // Data in.
// Data out.
            . d
                               (prods[127:64]),
95
96
                               (products [127:64]),
            . q
                               (load_drh),
                                                          // Enable bit.
97
            .enable
98
            .clk
                               (clk),
99
                               (reset)
           . reset
100
        );
101
102
        // Exception registers.
103
        reg_enable \#(8) EXCPL
        //reg_excep #(8) EXCPL (
104
105
                               (ex_l_in),
(ex_l_out),
(load_excep_l),
                                                      // Data in.
// Data out.
// Enable bit.
            . d
106
107
            . q
108
            . enable
           //.clear
109
                               (clear l),
            .clk
110
                               (clk),
                               (reset)
111
            . reset
112
        );
113
114
        reg_enable \#(8) EXCPH
115
        //reg\_excep #(8) EXCPH
116
        (
                                                      // Data in.
// Data out.
                               \begin{pmatrix} ex_h_in \end{pmatrix}, \\ (ex_h_out) \end{pmatrix},
117
            . d
118
            . q
                               (load_excep_h),
(clear_h),
                                                      // Enable bit.
            . enable
119
           //. clear
120
           .clk
121
                               (clk),
                               (reset)
122
           . reset
123
        );
124
```

```
125
          'Clear register. Written to in order to clear exceptions.
126
        // [unf p3 .. p0, ovf p3 .. p0, inx p3 .. p0, nan p3 .. p0]
127
       ff \#(16) CLEAR
128
       (
                            (clear_excps), // Data in.
129
           . d
                                              // Data out.
130
                             (clear),
           . q
131
           .clk
                             (clk),
132
           . reset
                            (reset)
133
       );
134
       // Ready register.
135
       reg_set #(1) READY
136
137
       (
138
           .set
                             (ready_tmp),
139
                             (ready),
           . q
                             (clk),
           .clk
140
141
           .reset
                             (reset)
142
       ):
143
144
       // Rounding unit.
145
       rne_unit rne_unit
146
       (
147
                             (DRF1),
           .fracs
                                             / Input from fraction bus.
                             (DRE1),
                                             / Input form exponent bus.
148
           .exps
149
           .signs
                             (DRS1),
                                           // Input from sign bus.
                                          // Input from instruction register.
// Input form check special.
150
           .format
                             (format)
151
           .special
                             (specials),
                                          // Input from mode register.
152
           . mode
                             (mode),
153
                                           // Output exceptions.
           .exceps
                             (exceps),
                                           // Output. Rounded result.
154
           .result
                             (result)
155
       );
156
157
       // Output selector.
158
       sel_output sel_output
159
       (
160
           . result
                             (result),
                                              // Input from rounding logic.
                                              // Input from rounding logic.
161
                             (exceps),
           .exceps
162
           .format
                             (format),
                                              // Input from format register.
163
           .start
                             (start),
                                                 Input from start register.
                                               // Output to output register.
           .products
164
                             (prods).
165
           . \, load\_drh
                             (load_drh),
                                              // Output to output register.
           .load_drlh
.load_drll
                             (load_drlh),
(load_drll),
166
                                                  Output to output register.
                                              // Output to output register.
167
                                              // Output to exception register.
168
           .exceptions
                             (ex),
                             (load_excep_l),// Output to exception register.
(load_excep_h),// Output to exception register.
169
           . \, load\_excep\_l
170
           .load\_excep\_h
171
           .reset
                             (reset),
           .clk
172
                             (clk)
173
       );
174
175
176
           Assigns.
177
178
179
       assign ready_tmp =
           (format = 'FP16) ? load_drlh&start : load_drh&start;
180
181
182
       assign clear l =
          \{clear[13:12], clear[9:8], clear[5:4], clear[1:0]\};
183
184
       assign clear h =
           \{clear [15:14], clear [11:10], clear [7:6], clear [3:2]\};
185
186
```

```
187
188
189
190
               assign exceptions =
191
                      (format = 'FP64)?
                       \{1'b0, 1'b0, ex_h_out[6], ex_l_out[6], \\ 1'b0, 1'b0, ex_h_out[4], ex_l_out[4], \\ 1'b0, 1'b0, ex_h_out[2], ex_l_out[2], \\ 1'b0, 1'b0, ex_h_out[0], ex_l_out[0]\} : 
192
193
194
195
196
                       \begin{array}{l} \{ ex\_h\_out\,[7:6]\,, \ ex\_l\_out\,[7:6]\,, \\ ex\_h\_out\,[5:4]\,, \ ex\_l\_out\,[5:4]\,, \\ ex\_h\_out\,[3:2]\,, \ ex\_l\_out\,[3:2]\,, \\ ex\_h\_out\,[1:0]\,, \ ex\_l\_out\,[1:0]\,\} ; \end{array} 
197
198
199
200
201
202 endmodule // stage4
```

```
1 /
 2 // File \dots chk\_special.v
 3
   // Author....: Espen Stenersen
     / Date . . . . . . :
                       Tue Apr 15 11:30:08 CEST 2008
 4
   // Revision ...: 1.0
 5
   // Description: Checks if inputs equals special values such as
 \mathbf{6}
                        infinity, nan, zero or int. Result is used for exception generation.
 7 //
 8
 9
   11
10
11 'include "defines.v"
12
13 module chk special
14 (
                  // Input from significand bus.
15
       fracs ,
                  // Input from exponent bus.
// Input.
16
       exps,
17
       format,
       infs ,
                   // Output.
18
                  // Output.
// Output.
19
       ints,
20
       nans,
                   // Output.
21
       zeroes
22 );
23
       parameter FRACBUS = 'FRACBUS;
24
25
       parameter EXPBUS = 'EXPBUS;
26
27
        // input(s)
       input [FRACBUS-1:0]
input [EXPBUS-1:0]
input [1:0]
28
                                 fracs;
29
                                 exps;
30
                                 format;
31
       // output(s)
output [3:0]
32
33
                              infs;
       output [3:0]
34
                              ints;
       output [3:0]
35
                              nans;
36
       output [3:0]
                              zeroes;
37
38
       // wire(s)
39
       wire [EXPBUS/2-1:0]
                                 exponent a;
       wire [EXPBUS/2-1:0]
40
                                 exponent_b;
       wire [FRACBUS/2-1:0] significand_a;
41
42
       wire [FRACBUS/2-1:0] significand b;
43
44
       wire
                              nan_a0;
                             nan_a1;
nan_b0;
45
       wire
46
       wire
47
       wire
                              nan_b1;
                              inf_a0;
inf_a1;
48
       wire
49
       wire
                              \inf b0;
50
       wire

    inf_b1;
    int_a0;

51
       wire
52
       wire
                              \operatorname{int} a1;
53
       wire
                              int_b0;
int_b1;
54
       wire
55
       wire
56
       wire
                              zero_{a0};
57
       wire
                              zero_a1;
                             zero_b0;
zero_b1;
58
       wire
59
       wire
60
61
62
       // reg(s)
```

64

```
65
            Combinational \ assigns \, .
 66
 67
        // fracs[1*(`FP16SW+1)-2:0*(`FP16SW+1) because significands are // now extended to 11, 24 and 53 bits included the implict bit.
 68
 69
 70
 71
        // Assign invalid inputs.
        assign nan_a0 =
 72
            (format = 'FP16) ?
 73
 74
                (\& \exp[1*('FP16EW) - 1:0*('FP16EW)]) \&
 75
                (| \text{fracs} [1*(`\text{FP16SW}+1) - 2:0*(`\text{FP16SW}+1)]) :
            (format = "FP32)?
 76
 77
                (\& \exp[1*('FP32EW) - 1:0*('FP32EW)]) \&
                (| \text{fracs} [1*(`\text{FP32SW}+1) - 2:0*(`\text{FP32SW}+1)]) :
 78
            (format = "FP64")?
 79
                (\& \exp[1*(`FP64EW) - 1:0*(`FP64EW)]) \&
 80
 81
                (| \text{fracs} [1*(`\text{FP64SW}+1) - 2:0*(`\text{FP64SW}+1)]) : 1`b0;
 82
 83
        {\tt assign} \ {\tt nan\_b0} =
 84
            (format = 'FP16) ?
                (\& \exp[2*(`FP16EW) - 1:1*(`FP16EW)]) \&
 85
 86
                (| fracs [2*('FP16SW+1) - 2:1*('FP16SW+1)]) :
            (format = 'FP32) ?
 87
 88
                (\& \exp[2*(`FP32EW) - 1:1*(`FP32EW)]) \&
                (| \text{fracs} [2*(\text{'FP32SW}+1) - 2:1*(\text{'FP32SW}+1)]) :
 89
 90
            (format = "FP64)?
                (\& \exp [2*('FP64EW) - 1:1*('FP64EW)]) \&
 91
                (| \text{fracs} [2*(`\text{FP64SW}+1) - 2:1*(`\text{FP64SW}+1)]) : 1`b0;
 92
 93
 94
        assign nan_a1 =
            (format = 'FP16) ?
 95
                (\& \exp[3*(`FP16EW) - 1:2*(`FP16EW)]) \&
 96
                (| \text{fracs} [3*(`\text{FP16SW}+1) - 2:2*(`\text{FP16SW}+1)]) :
 97
 98
            (format = 'FP32)?
 99
                (\& \exp[3*('FP32EW) - 1:2*('FP32EW)]) \&
100
                (| \text{fracs} [3*(`\text{FP32SW}+1) - 2:2*(`\text{FP32SW}+1)]) :
101
            (format = 'FP64) ? 1'b0 : 1'b0;
102
103
        assign nan_b1 =
104
            (format = 'FP16) ?
                (\& \exp[4*(`FP16EW) - 1:3*(`FP16EW)]) \&
105
                (| \text{fracs} [4*(`\text{FP16SW}+1) - 2:3*(`\text{FP16SW}+1)]) :
106
107
            (format = 'FP32)?
                (\& \exp[4*('FP32EW) - 1:3*('FP32EW)]) \&
108
109
                (| \text{fracs} [4*(`\text{FP32SW}+1) - 2:3*(`\text{FP32SW}+1) ]) :
110
            (format = `FP64) ? 1'b0 : 1'b0;
111
112
113
         // Assign infinity inputs.
        assign inf_a0 =
114
            (format = 'FP16) ?
115
                (\& \exp[1*('FP16EW) - 1:0*('FP16EW)]) \&
116
117
                (~| \text{fracs} [1*(`\text{FP16SW}+1) - 2:0*(`\text{FP16SW}+1)]) :
            (format = FP32)?
118
                (\& \exp[1*(`FP32EW) - 1:0*(`FP32EW)]) \&
119
120
                (~| \text{fracs} [1 * ( FP32SW+1) - 2:0 * ( FP32SW+1) ]) :
            (format = FP64)?
121
122
                (\& \exp[1*('FP64EW) - 1:0*('FP64EW)]) \&
                (~| \text{fracs} [1*(`\text{FP64SW}+1) - 2:0*(`\text{FP64SW}+1)]) : 1`b0;
123
124
```

```
125
        assign inf_b0 =
(format == 'FP16) ?
126
                (\& \exp [2*('FP16EW) - 1:1*('FP16EW)]) \&
127
128
                (~| \text{fracs} [2*(`\text{FP16SW}+1) - 2:1*(`\text{FP16SW}+1)]) :
            (format = 'FP32)?
129
                (\& \exp[2*('FP32EW) - 1:1*('FP32EW)]) \&
130
                (~| \text{fracs} [2*(`\text{FP32SW}+1) - 2:1*(`\text{FP32SW}+1)]) :
131
            (format = 'FP64)?
132
133
                (\& \exp \left[2 * (FP64EW) - 1:1*(FP64EW)\right]) \&
                (~| \text{fracs} [2*(`\text{FP64SW}+1) - 2:1*(`\text{FP64SW}+1)]) : 1`b0;
134
135
        assign inf_a1 =
136
            (format == 'FP16) ?
137
                (\& \exp [3 * ('FP16EW) - 1:2*('FP16EW)]) \&
138
            (~|fracs[3*('FP16SW+1)-2:2*('FP16SW+1)]) :
(format == 'FP32) ?
139
140
                (\& \exp [3 * ('FP32EW) - 1:2*('FP32EW)]) \&
141
                (~| \text{fracs} [3*(`\text{FP32SW}+1) - 2:2*(`\text{FP32SW}+1)]) :
142
            (format = 'FP64)? 1'b0 : 1'b0;
143
144
145
        assign inf_b1 =
146
            (format == 'FP16) ?
                (&exps[4*('FP16EW) -1:3*('FP16EW)]) &
147
                (~| fracs [4*('FP16SW+1)-2:3*('FP16SW+1)]) :
148
            (format = 'FP32)?
149
150
                (\& \exp[4*(`FP32EW) - 1:3*(`FP32EW)]) \&
                ( [fracs[4*(FP32SW+1)-2:3*(FP32SW+1)]) :
151
152
            (format = 'FP64) ? 1'b0 : 1'b0;
153
154
155
        // Assign zero inputs.
156
        assign zero_a0 =
            (format = `FP16) ?
157
                (~ | \exp [1 * ('FP16EW) - 1:0* ('FP16EW)]) \&
158
                (~| \text{fracs} [1*(`\text{FP16SW}+1) - 2:0*(`\text{FP16SW}+1)]) :
159
160
            (format = 'FP32)?
                (~|\exp[1*('FP32EW) - 1:0*('FP32EW)]) &
161
                (~| fracs [1*('FP32SW+1) - 2:0*('FP32SW+1)]) :
162
163
            (format = 'FP64)?
                (~|\exp[1*('FP64EW) - 1:0*('FP64EW)]) &
164
                (~[fracs[1*('FP64SW+1)-2:0*('FP64SW+1)]) : 1'b0;
165
166
167
        assign zero_{b0} =
            (format = `FP16) ?
168
                (\[] \exp [2*(\[]{FP16EW}) - 1:1*(\[]{FP16EW})]) \& (\[] | fracs [2*(\[]{FP16SW}+1) - 2:1*(\[]{FP16SW}+1)]) :
169
170
171
            (format = FP32)?
                (\[\] | \exp [2 * (`FP32EW) - 1:1* (`FP32EW)]) \& (\[\] | \operatorname{fracs} [2* (`FP32SW+1) - 2:1* (`FP32SW+1)]) :
172
173
            (format = 'FP64)?
174
                (~|\exp[2*('FP64EW) - 1:1*('FP64EW)]) &
175
                (~| \text{fracs} [2*(`\text{FP64SW}+1) - 2:1*(`\text{FP64SW}+1)]) : 1`b0;
176
177
        assign zero_a1 =
  (format == 'FP16) ?
178
179
                (~|\exp[3*('FP16EW) - 1:2*('FP16EW)]) &
180
                ( [ fracs [3*('FP16SW+1) - 2:2*('FP16SW+1)]) :
181
            (format = "FP32)?
182
                (~|\exp[3*('FP32EW) - 1:2*('FP32EW)]) &
183
                (~| \text{fracs} [3*(\text{'FP32SW}+1) - 2:2*(\text{'FP32SW}+1)]) :
184
185
            (format = 'FP64) ? 1'b0 : 1'b0;
186
```

```
assign zero_b1 =
(format == 'FP16) ?
187
188
                 (~|\exp[4*(`FP16EW) - 1:3*(`FP16EW)]) \& (~|\operatorname{fracs}[4*(`FP16SW+1) - 2:3*(`FP16SW+1)]) :
189
190
191
             (format = FP32)?
                 (~|exps[4*('FP32EW) -1:3*('FP32EW)]) &
(~|fracs[4*('FP32SW+1) -2:3*('FP32SW+1)]) :
192
193
             (format = 'FP64) ? 1'b0 : 1'b0;
194
195
196
197
         // Assign integer inputs.
198
        assign int a0 =
199
             (format = 'FP16) ?
                 (|\exp[1*('FP16EW) - 1:0*('FP16EW)]) &
200
201
                 (~| \text{fracs} [1*(`\text{FP16SW}+1) - 2:0*(`\text{FP16SW}+1)]) :
             (format = FP32)?
202
                 (|\exp[1*('FP32EW) - 1:0*('FP32EW)]) &
203
                 (~| \text{fracs} [1 * ( \text{'FP32SW}+1) - 2:0 * ( \text{'FP32SW}+1) ]) :
204
             (format = FP64)?
205
206
                 (|\exp[1*('FP64EW) - 1:0*('FP64EW)]) &
                 \left( [1 + (FP64SW+1) - 2:0*(FP64SW+1)] \right) : 1'b0;
207
208
        assign int_b0 =
(format == 'FP16) ?
209
210
                 (|\exp[2*('FP16EW) - 1:1*('FP16EW)]) &
211
212
                 (~| \text{fracs} [2*('\text{FP16SW}+1) - 2:1*('\text{FP16SW}+1)]) :
213
             (format = FP32)?
214
                 (|\exp[2*('FP32EW) - 1:1*('FP32EW)]) \&
                 (-1) fracs [2*(FP32SW+1)-2:1*(FP32SW+1)]) :
215
216
             (format = FP64)?
217
                 (|\exp[2*('FP64EW) - 1:1*('FP64EW)]) &
218
                 (~| \text{fracs} [2*('\text{FP64SW}+1) - 2:1*('\text{FP64SW}+1)]) : 1'b0;
219
        assign int_a1 =
220
             (format = 'FP16) ?
221
                 (|\exp[3*('FP16EW) - 1:2*('FP16EW)]) &
222
223
                 (~| \text{fracs} [3*(`\text{FP16SW}+1) - 2:2*(`\text{FP16SW}+1)]) :
224
             (format = 'FP32)?
225
                 (|\exp[3*('FP32EW) - 1:2*('FP32EW)]) &
                 ([] | fracs [3 * (FP32SW+1) - 2:2*(FP32SW+1)]) :
226
             (format = (FP64) ? 1'b0 : 1'b0;
227
228
229
        {\bf assign \ int\_b1} =
             (format = 'FP16) ?
230
                 (|\exp[4*('FP16EW) - 1:3*('FP16EW)]) &
231
                 (\sim | \text{fracs} [4*(\text{'FP16SW}+1) - 2:3*(\text{'FP16SW}+1)]) :
232
233
             (format = 'FP32)?
234
                 (|\exp[4*('FP32EW) - 1:3*('FP32EW)]) &
235
             (~| \text{fracs} [4*(\text{FP32SW}+1) - 2:3*(\text{FP32SW}+1)]) :
236
                 (format == 'FP64) ? 1'b0 : 1'b0;
237
238
239
        // Assign outputs.
240
        assign infs [0] = \inf_{a0};
        assign infs \begin{bmatrix} 1 \end{bmatrix} = \inf_{assign} b0;
assign infs \begin{bmatrix} 2 \end{bmatrix} = \inf_{a1} b1;
241
242
        assign \inf [3] = \inf b1;
243
        assign ints [0] = int_a0;
assign ints [1] = int_b0;
244
245
246
        assign ints [2] = int a1;
247
        assign ints [3] = int_{b1};
248
        assign nans[0] = nan_a0;
```

249	assign	$nans[1] = nan_b0;$
250	assign	$nans[2] = nan_a1;$
251	assign	$nans[3] = nan_b1;$
252	assign	$zeroes[0] = zero_a0;$
253	assign	zeroes [1] = zero b0;
254	assign	zeroes[2] = zeroa1;
255	assign	zeroes[3] = zerob1;
256		
257	endmodule	// chk special

```
1
   // File .....: exp unit.v
\mathbf{2}
  // Author....: Espen Stenersen
// Date....: Tue Apr 15 11:40:17 CEST 2008
3
 4
  // Revision ...: 1.0
5
   // Description: Exponent adder unit.
6
7 //
8
9 'include "defines.v"
10
11 module \exp_unit
12 (
13
                  // Input from exponent bus.
// Input from instruction register.
       exps.
14
       format,
                   // Output to exponent bus.
15
       sums
16);
17
18
       // input(s)
input ['EXPBUS-1:0]
input [1:0]
19
20
                                       exps;
21
                                       format;
22
23
       // output(s)
       output ['EXPBUS/2+3:0]
24
                                       sums;
25
26
       // wire(s)
27
       wire ['FP16EW-1:0]
                                       fp16\_a\_0\,;
28
       wire ['FP16EW-1:0]
                                       fp16 b 0;
                                       fp16_sum_0;
fp16_ovf_ab_0;
fp16_ovf_biased_0;
29
       wire ['FP16EW-1:0]
30
       wire
31
       wire
       wire ['FP16EW-1:0]
                                       fp16_a_1; fp16_b_1;
32
              ['FP16EW-1:0]
33
       wire
34
       wire ['FP16EW-1:0]
                                       fp16_sum_1;
                                       fp16_ovf_ab_1;
fp16_ovf_biased_1;
35
       wire
36
       wire
                                       fp32_a_0;
37
       wire ['FP32EW-1:0]
       wire ['FP32EW-1:0]
38
                                       fp32\_b\_0\,;
                                       fp32_sum_0;
fp32_ovf_ab_0;
fp32_ovf_biased_0;
39
       wire ['FP32EW-1:0]
40
       wire
41
       wire
                                       fp32\_a\_1; fp32\_b\_1;
42
       wire ['FP32EW-1:0]
43
       wire ['FP32EW-1:0]
       wire ['FP32EW-1:0]
44
                                       fp32_sum_1;
                                       fp32_ovf_ab_1;
fp32_ovf_biased_1;
45
       wire
46
       wire
47
       wire ['FP64EW-1:0]
                                       fp64_a_0;
       wire ['FP64EW-1:0]
wire ['FP64EW-1:0]
                                       fp64\_b\_0;
fp64\_sum\_0;
48
49
50
       wire
                                       fp64 ovf ab 0;
51
                                       fp64_ovf_biased_0;
       wire
52
53
       // reg(s)
54
55
       // Module instantiation.
56
       // -
57
       exp add \#(\text{'FP16EW}, \text{'FP16BIAS}) fp16 add 0
58
59
       (
60
           . a
                            (fp16_a_0),
                           (fp16_b_0), (fp16_sum_0),
61
           . b
62
           . sum
```

```
63
             .ovf_ab
                               (fp16_ovf_ab_0),
             .ovf_biased (fp16_ovf_biased_0)
 64
 65
         ):
 66
         exp add #('FP16EW, 'FP16BIAS) fp16 add 1
 67
 68
         (
                               \begin{array}{c} (\,{\rm fp16\_a\_1})\;,\\ (\,{\rm fp16\_b\_1})\;, \end{array}
 69
             . a
 70
             . b
                               (fp16\_sum\_1),
 71
             .\,\mathrm{sum}
             .ovf_ab (fp16_ovf_ab_1),
.ovf_biased (fp16_ovf_biased_1)
 72
 73
 74
         );
 75
         exp_add \#(\text{`FP32EW}, \text{`FP32BIAS}) \text{ fp32}_add_0
 76
 77
         (
                               \left( \begin{array}{c} {\rm fp32\_a\_0} \right), \\ {\rm (fp32\_b\_0)}, \end{array} \right.
 78
              . a
 79
             . b
                               (fp32_sum_0),
 80
             .sum
             . ovf_ab (fp32_ovf_ab_0),
. ovf_biased (fp32_ovf_biased_0)
 81
 82
 83
         );
 84
 85
         exp add \#(\text{'FP32EW}, \text{'FP32BIAS}) fp32 add 1
 86
         (
 87
             . a
                               (fp32_a_1),
                               (fp32\_b\_1), (fp32\_sum\_1),
 88
             . b
 89
             .\,\mathrm{sum}
 90
             .ovf ab
                               (fp32 ovf ab 1),
 91
             .ovf_biased (fp32_ovf_biased_1)
 92
         );
 93
         exp_add \#(\text{`FP64EW}, \text{`FP64BIAS}) \ \text{fp64}_add_0
 94
 95
         (
 96
                               (fp64_a_0),
              . a
 97
             . b
                               (fp64_b_0)
                              (fp64\_sum\_0),
(fp64\_ovf\_ab\_0),
 98
             .\,\mathrm{sum}
 99
             .ovf_ab
100
             .ovf_biased (fp64_ovf_biased_0)
101
         );
102
103
104
              Combinational assign.
105
106
107
         // Input demux.
         assign fp16_a_0 =
(format == 'FP16) ? exps[1*'FP16EW-1:0*'FP16EW] : 0;
108
109
         assign fp16_b_0 =
(format == 'FP16) ? exps[2*'FP16EW-1:1*'FP16EW] : 0;
110
111
112
         assign fp16_a_1 =
             (format = 'FP16) ? exps[3*'FP16EW-1:2*'FP16EW] : 0;
113
114
         assign fp16_b_1 =
            (\text{format} = \text{`FP16}) ? exps[4*\text{`FP16EW} - 1:3*\text{`FP16EW}] : 0;
115
116
         assign fp32_a_0 =
117
             (format = `FP32) ? exps[1*'FP32EW - 1:0*'FP32EW] : 0;
         assign fp32_b_0 =
118
             (format = 'FP32) ? exps[2*'FP32EW-1:1*'FP32EW] : 0;
119
         assign fp32_a_1 =
(format == 'FP32) ? exps[3*'FP32EW-1:2*'FP32EW] : 0;
120
121
         assign fp32_b_1 =
(format == 'FP32) ? exps[4*'FP32EW-1:3*'FP32EW] : 0;
122
123
124
         assign fp64_a_0 =
```

```
(format = `FP64) ? exps[1*`FP64EW-1:0*`FP64EW] : 0;
125
      assign fp64_b_0 =
(format == 'FP64) ? exps[2*'FP64EW-1:1*'FP64EW] : 0;
126
127
128
129
      // Output mux.
130
      assign sums =
131
         (format == 'FP16) ?
             \{ fp16\_ovf\_ab\_1\ ,\ fp16\_ovf\_biased\_1\ ,\ fp16\_sum\_1\ ,
132
         133
134
135
136
137
            \{fp64\_ovf\_ab\_0, fp64\_ovf\_biased\_0, fp64\_sum\_0\} : 0;
138
139
140 endmodule // exp\_unit
```

```
1 /
   // File ....: exp_add.v
 \mathbf{2}
 3
   // Author ....: Espen Stenersen
     / Date .....: Tue Apr 15 10:44:27 CEST 2008
 4 /
 5
     / Revision ...: 1.0
   // Description: Exponent adder. Adds the two inputs, and subtracts
 6
 7
                       the bias.
 8
   //
 9
10 'include "defines.v"
11
12 \text{ module } \exp \text{ add}
13 (
                     // Input operand.
// Input operand.
14
       а,
15
       b,
                     // Output sum.
// Overflow after addition.
// Overflow after subtraction.
      sum,
ovf_ab,
16
17
       ovf biased
18
19);
20
21
       parameter WIDTH = 1;
       parameter BIAS = FP32BIAS;
22
23
       // input(s)
input [WIDTH-1:0]
input [WIDTH-1:0]
24
25
                                 a;
26
                                 b;
27
28
       // output(s)
29
       output [WIDTH-1:0]
                                 \operatorname{sum};
30
                                 ovf\_ab\,;
       output
31
       output
                                 ovf biased;
32
       // wire(s)
33
34
       wire [WIDTH:0]
                                 a\_plus\_b\_tmp;
35
              [WIDTH:0]
       wire
                                 biased_tmp;
36
       assign a_plus_b_tmp = a + b;
37
38
       assign biased_tmp = a_plus_b_tmp - BIAS;
39
       assign sum = biased_tmp[WIDTH-1:0];
40
       assign ovf_ab = a_plus_b_tmp[WIDTH];
41
42
       assign ovf_biased = biased_tmp[WIDTH];
43
44 endmodule // exp\_add
```

```
// -
 1
 2 // File \dots mult_unit.v
 2 // Author.....: Espen Stenersen
4 // Date......: Tue Apr 15 11:37:56 CEST 2008
 5 // Revision ...: 1.0
 6 // Description: Significand multiplier unit.
 7 //
 8
 9 'include "defines.v"
10
11 module mult_unit
12 (
        fracs, // Input from significand bus.
format, // Input from instruction register.
prods // Output to significand bus.
13
14
15
16);
17
18
        // input(s)
        input ['FRACBUS-1:0] fracs;
input [1:0] format
19
20
                                       format;
21
22
        // output(s)
        output ['FRACBUS-1:0] prods;
23
24
25
        // wire(s)
                                        \begin{array}{c} {\rm fp16\_a\_0\,;} \\ {\rm fp16\_b\_0\,;} \end{array} \\
26
        wire ['FP16SW:0]
        wire ['FP16SW:0]
27
28
        wire [2*'FP16SW+1:0] fp16_p_0;
        wire ['FP16SW:0]
wire ['FP16SW:0]
                                       fp16_a_1;
fp16_b_1;
29
30
31
        wire [2*'FP16SW+1:0] fp16_p_1;
        wire ['FP32SW:0]
wire ['FP32SW:0]
                                       fp32_a_0; fp32_b_0;
32
33
        wire [2*'FP32SW+1:0] fp32_p_0;
34
        wire [2* FP32SW + 1:0] fp32\_p\_0,
wire ['FP32SW : 0] fp32\_a\_1;
wire ['FP32SW : 0] fp32\_b\_1;
wire [2* 'FP32SW + 1:0] fp32\_p\_1;
35
36
37
        wire ['FP64SW:0]
38
                                       fp64_a_0;
        wire ['FP64SW:0] fp64_b_0;
wire [2*'FP64SW+1:0] fp64_p_0;
39
40
41
42
        // reg(s)
43
44
        //
        // Module instantiations.
45
46
47
        uns_mult #(FP16SW+1) uns_mult_fp16_0
48
49
        (
50
             .a(fp16_a_0),
51
             .b(fp16b^{-}0),
52
             .p(fp16_p_0)
        );
53
54
55
        uns_mult \#(FP16SW+1) uns_mult_fp16_1
56
        (
             .a(fp16_a_1), 
.b(fp16_b_1),
57
58
```

```
59
           .p(fp16_p_1)
 60
        );
 61
 62
        uns mult \#(\text{'FP32SW}+1) uns mult fp32 0
 63
        (
 64
            .a(fp32_a_0),
            .b(fp32_b_0),
 65
 66
            p(fp32_p_0)
 67
        );
 68
        uns_mult #(FP32SW+1) uns_mult_fp32_1
 69
 70
        (
 71
            .\,a\,(\,fp32\_a\_1\,) ,
            .b(fp32_b_1),
 72
            .p(fp32_p_1)
 73
 74
        );
 75
 76
        uns mult \#(\text{'FP64SW}+1) uns mult fp64 0
 77
        (
 78
            .a(fp64 a 0),
 79
            .b(fp64_b_0),
 80
            p(fp64_p_0)
 81
        );
 82
 83
 84
            Combinaional assigns.
 85
 86
 87
        // Input demux.
 88
        {\bf assign} \ {\rm fp16\_a\_0} =
           (\text{format} = \text{`FP16}) ? \text{fracs} [1*(\text{`FP16SW}+1) - 1:0*(\text{`FP16SW}+1)] : 0;
 89
        assign fp16_b_0 =
 90
            (format = `FP16)? fracs [2*(`FP16SW+1) - 1:1*(`FP16SW+1)] : 0;
 91
        assign fp16_a_1 =
(format == 'FP16) ? fracs[3*('FP16SW+1)-1:2*('FP16SW+1)] : 0;
 92
 93
 94
        assign fp16_b_1 =
 95
           (format = 'FP16) ? fracs [4*('FP16SW+1)-1:3*('FP16SW+1)] : 0;
 96
        assign fp32_a_0 =
(format == 'FP32) ? fracs[1*('FP32SW+1)-1:0*('FP32SW+1)] : 0;
 97
98
99
        assign fp32_b_0 =
            (\text{format} = \text{`FP32}) ? \text{fracs} [2*(\text{`FP32SW}+1) - 1:1*(\text{`FP32SW}+1)] : 0;
100
        assign fp32_a_1 =
(format == 'FP32) ? fracs[3*('FP32SW+1)-1:2*('FP32SW+1)] : 0;
101
102
103
        assign fp32_b_1 =
           (format = `FP32) ? fracs [4*(`FP32SW+1) - 1:3*(`FP32SW+1)] : 0;
104
105
        assign fp64_a_0 =
(format == 'FP64) ? fracs[1*('FP64SW+1)-1:0*('FP64SW+1)] : 0;
106
107
108
        assign fp64 b 0 =
           (format = 'FP64) ? fracs [2*('FP64SW+1)-1:1*('FP64SW+1)] : 0;
109
110
        // Output mux.
111
112
        assign prods =
           (format = `FP16) ? {fp16_p_1, fp16_p_0} : (format = `FP32) ? {fp32_p_1, fp32_p_0} :
113
114
            (format = (FP64) ? fp64_p_0 : 0;
115
116
117 endmodule // mult\_unit
```

```
9
10 'include "defines.v"
11
12 module uns mult
13 (
     a, // Input, multiplicand.
b, // Input, multiplier.
p // Output, product.
14
15
16
17);
18
19
      parameter WIDTH = 'FP64SW+1;
20
21
22
      // input(s)
      input [WIDTH-1:0]
input [WIDTH-1:0]
23
                             a;
24
                             b;
25
      // output(s)
output [2*WIDTH-1:0] p;
26
27
28
29
      assign p = a * b;
30
31 endmodule // uns_mult
```

```
1 // -
2 // File \dots sign_unit.v
2 // File...... sign_unit.v

3 // Author....: Espen Stenersen

4 // Date.....: Tue Apr 15 11:42:25 CEST 2008

5 // Revision...: 1.0
 6 // Description: Sign computation unit.
 7 // -
8
9 module sign_unit
10 (
      signs, // Input signs from sign bus.
signs_comp // Output to sign bus.
11
12
13 );
14
       parameter SIGNBUS = 4;
15
16
17
       // input(s)
       input [SIGNBUS-1:0]
18
                                    signs;
19
       // output(s)
output [SIGNBUS/2-1:0] signs_comp;
20
21
22
      // wire(s)
23
24
25
      // reg(s)
26
       27
28
29
30 end
module // sign\_unit
```

```
1
   // File....: rne unit.v
\mathbf{2}
3 // Author....: Espen Stenersen
4 // Date.....: Tue Apr 15 12:19:50 CEST 2008
5 // Revision ...: 1.0
   // Description: Rounding, normalizing and exception unit.
 6
 7 //
8
9 'include "defines.v"
10
11 module rne_unit
12 (
                  // Input from fraction bus.
// Input form exponent bus.
13
       fracs ,
14
       exps,
                  // Input from sign bus.
15
       signs,
       format, // Input from instrucion register.
special, // Input form check special.
16
17
                  // Input from mode register.
18
       mode,
                  // Output exceptions.
// Output. Rounded result.
19
       exceps,
20
       result
21);
22
23
       // input(s)
       input ['FRÁCBUS-1:0]
24
                                          fracs;
25
       input ['EXPBUS/2+3:0]
                                          exps;
26
       input ['SIGNBUS/2-1:0]
                                          signs;
27
       input [1:0]
                                          format:
28
       input [1:0]
                                          mode;
29
       input [15:0]
                                          special;
30
31
       // output(s)
       output ['BUS/2-1:0]
output [7:0]
32
                                          result;
33
                                          exceps;
34
35
       // wire(s)
       wire [2*'FP64SW+1:0]
                                          frac_rne_0;
36
37
       wire
                                          sign_rne_0;
       wire ['FP64EW+1:0]
38
                                          \exp_{rne_0};
39
       wire
              [7:0]
                                          specials_rne_0;
       wire ['FP64SW+'FP64EW:0]
40
                                          result_rne_0;
41
       wire [3:0]
                                          exceps\_rne\_0;
                                          frac_rne_1;
sign_rne_1;
42
       wire [2*'FP64SW+1:0]
43
       wire
       wire ['FP64EW+1:0]
44
                                          exp_rne_1;
45
       wire [7:0]
                                          specials _rne_1;
       wire ['FP64SW+'FP64EW:0]
46
                                          result\_rne\_1;
47
       wire [3:0]
                                          exceps rne 1;
       wire [1:0]
wire [1:0]
                                          fp16_overflow;
fp16_underflow;
48
49
50
       wire [1:0]
                                          fp16_inexact;
                                          fp16_invalid;
fp32_overflow;
51
       wire [1:0]
52
       wire
              [1:0]
       wire [1:0]
                                          fp32_underflow;
53
                                          fp32_inexact;
fp32_invalid;
fp64_overflow;
54
       wire [1:0]
55
       wire
              [1:0]
       wire [1:0]
56
                                          fp64_underflow;
fp64_inexact;
fp64_invalid;
57
       wire [1:0]
58
       wire
              [1:0]
59
       wire [1:0]
60
       wire [3:0]
                                          exceps_fp16_rne_0;
       wire [3:0]
wire [3:0]
                                          exceps_fp16_rne_1;
exceps_fp32_rne_0;
61
62
```

```
63
        wire
              [3:0]
                                          exceps_fp32_rne_1;
                                          exceps_fp64_rne_0;
 64
              [3:0]
        wire
                                          fp16_exceps;
fp32_exceps;
fp64_exceps;
 65
        wire
               [7:0]
 66
        wire
               [7:0]
 67
        wire
               [7:0]
              [2*'FP16SW+1:0]
 68
        wire
                                          frac_fp16_rne_0;
                                          frac_fp16_rne_1;
frac_fp32_rne_0;
 69
        wire
               [2*'FP16SW+1:0]
              [2*'FP32SW+1:0]
 70
        wire
 71
        wire
              [2*'FP32SW+1:0]
                                          frac_fp32_rne_1;
                                          frac_fp64_rne_0;
              [2*'FP64SW+1:0]
 72
        wire
               ['FP16EW+1:0]
                                          \exp\_fp16\_rne\_0\,;
 73
        wire
 74
              ['FP16EW+1:0]
                                          exp fp16 rne 1;
        wire
 75
               ['FP32EW+1:0]
                                          \exp_{fp32}rne_0;
        wire
                                          exp_fp32_rne_1;
exp_fp64_rne_0;
               ['FP32EW+1:0]
 76
        wire
 77
        wire
              ['FP64EW+1:0]
              ['FP16W-1:0]
                                          result_fp16_rne_0;
result_fp16_rne_1;
 78
        wire
               ['FP16W-1:0]
 79
        wire
              ['FP32W-1:0]
                                          result_fp32_rne_0;
 80
        wire
                                          result_fp32_rne_1;
result_fp64_rne_0;
result_fp16_rne;
              ['FP32W-1:0]
 81
        wire
 82
        wire
               ['FP64W-1:0]
 83
        wire [2*'FP16W-1:0]
                                          result_fp32_rne;
result_fp64_rne;
 84
        wire [2*'FP32W-1:0]
 85
        wire [2*'FP64W-1:0]
 86
 87
        // reg(s)
 88
 89
 90
            Module \ instantiation .
 91
 92
 93
        rne #('FP16SW, 'FP16EW) fp16 rne 0
 94
        (
 95
            .frac
                           (frac_fp16_rne_0),
 96
                           (sign_rne_0),
            .sign
                           (\exp_{fp16}_{rne_0}),
 97
            .\exp
 98
            .specials
                           (specials_rne_0),
 99
                           (mode),
            . mode
100
            .result
                           (result_fp16_rne_0),
101
            .exceps
                           (exceps_fp16_rne_0)
102
        );
103
104
        rne #('FP16SW, 'FP16EW) fp16 rne 1
105
        (
106
            .frac
                           (frac_fp16_rne_1),
107
            .sign
                           (sign_rne_1),
108
            .\exp
                           (\exp_{fp16}_{rne_1}),
109
                           (specials_rne_1),
            .specials
                           (mode),
(result_fp16_rne_1),
110
            . mode
111
            .result
112
                           (exceps_fp16_rne_1)
            .exceps
        );
113
114
        rne \#(\text{'FP32SW}, \text{'FP32EW}) \text{ fp32}_rne_0
115
116
        (
                           (frac_fp32_rne_0),
(sign_rne_0),
117
            .frac
118
            .sign
                           (\exp_{fp32}_{rne_0}),
119
            .exp
120
            .specials
                           (specials_rne_0),
121
            . mode
                           (mode),
122
            .result
                           (result_fp32_rne_0),
                           (exceps_fp32_rne_0)
123
            .exceps
```

);

```
125
        rne #('FP32SW, 'FP32EW) fp32 rne 1
126
127
        (
128
            .frac
                           (frac fp32 rne 1),
129
                           (sign rne 1),
            .sign
130
            .exp
                           (exp_fp32_rne_1),
131
            .specials
                           (specials_rne_1),
                           (mode),
132
            . mode
133
            .result
                           (result_fp32_rne_1),
134
            .exceps
                           (exceps_fp32_rne_1)
135
        );
136
137
        rne #('FP64SW, 'FP64EW) fp64 rne 0
138
        (
139
            .frac
                           (frac_fp64_rne_0),
                           (sign_rne_0),
(exp_fp64_rne_0),
140
            .sign
141
            .exp
                           (specials_rne_0),
142
            .specials
                           (mode),
(result_fp64_rne_0),
            . mode
143
144
            .result
                           (exceps_fp64_rne_0)
145
            .exceps
146
        );
147
148
149
150
            Combinational assign.
151
152
153
        // Inputs to rounding logic.
        assign frac_fp16_rne_0 = fracs [2*('FP16SW+1)-1:0*('FP16SW+1)];
154
        assign frac fp16 rne 1 = fracs [4*('FP16SW+1)-1:2*('FP16SW+1)];
155
        assign frac_fp32_rne_0 = fracs [2*('FP32SW+1) - 1:0*('FP32SW+1)];

assign frac_fp32_rne_1 = fracs [4*('FP32SW+1) - 1:2*('FP32SW+1)];
156
157
        assign frac fp64 rne 0 = fracs [2*('FP64SW+1)-1:0*('FP64SW+1)];
158
159
        // Two msb bits represents the overflow bits during exponent // addition.
160
161
        assign exp_fp16_rne_0 = exps [1*('FP16EW+1):0*('FP16EW+2)];
162
        assign exp_fp16_rne_1 = exps [2*(`FP16EW+1)+1:1*(`FP16EW+2)];
assign exp_fp32_rne_0 = exps [1*(`FP32EW+1):0*(`FP32EW+2)];
163
164
        assign \exp[fp32]rne[1 = exps[2*('FP32EW+1)+1:1*('FP32EW+2)];
165
166
        assign exp fp64 rne 0 = \exp[1*(\text{'FP64EW}+1):0*(\text{'FP64EW}+2)];
167
168
        assign sign_rne_0 = signs [0];
        assign sign rne 1 = signs [1];
169
170
171
        assign specials rne_0 =
            \{\text{special}[13], \text{special}[12], \text{special}[9], \text{special}[8],
172
173
             special[5], special[4], special[1], special[0]};
174
        assign specials rne_1 =  {special [15], special [14], special [11], special [10],
175
176
177
             special[7], special[6], special[3], special[2]};
178
179
180
        // Outputs from rounding logic.
        assign result_fp16_rne = {result_fp16_rne_1, result_fp16_rne_0};
181
        assign result_fp32_rne = {result_fp32_rne_1, result_fp32_rne_0};
assign result_fp64_rne = result_fp64_rne_0;
182
183
184
185
        assign fp16 underflow =
186
            \{ \text{exceps}_{fp16} \text{ rne}_{1}[3], \text{ exceps}_{fp16} \text{ rne}_{0}[3] \};
```

187**assign** fp16_overflow = 188 $\{ exceps_fp16_rne_1[2], exceps_fp16_rne_0[2] \};$ 189 $assign ~fp16_inexact =$ $exceps_fp16_rne_1[1]$, exceps_fp16_rne_0[1]}; assign fp16_invalid = 190 191 192{exceps_fp16_rne_1[0], exceps_fp16_rne_0[0]}; 193194 assign fp32_underflow = 195{exceps_fp32_rne_1[3], exceps_fp32_rne_0[3]}; assign fp32_overflow 196{exceps_fp32_rne_1[2], exceps_fp32_rne_0[2]}; 197 assign fp32 inexact = 198 199 {exceps_fp32_rne_1[1], exceps_fp32_rne_0[1]}; 200 $assign fp32_invalid =$ 201{exceps_fp32_rne_1[0], exceps_fp32_rne_0[0]}; 202203 $assign fp64_underflow =$ {1'b0, exceps_fp64_rne_0[3]}; 204205 $assign fp64_overflow =$ 206 $\{1'b0, exceps fp64 rne 0[2]\};$ 207 assign fp64_inexact = 208 $\{1'b0, exceps_fp64_rne_0[1]\};$ assign fp64_invalid = 209210{1'b0, exceps_fp64_rne_0[0]}; 211212assign fp16 exceps =213{fp16_underflow, fp16_overflow, fp16_inexact, fp16_invalid}; 214assign fp32 exceps = 215{fp32_underflow, fp32_overflow, fp32_inexact, fp32_invalid}; 216 $assign fp64_exceps =$ {fp64_underflow, fp64_overflow, fp64_inexact, fp64_invalid}; 217218219assign exceps = $(format = `FP16) ? fp16_exceps :$ 220 (format = 'FP32) ? fp32_exceps : (format = 'FP64) ? fp64_exceps : 0; 221 222223224assign result = (format == 'FP16) ? result_fp16_rne : (format == 'FP32) ? result_fp32_rne : 225226(format = 'FP64) ? result fp64 rne : 0; 227228229 endmodule // rne_unit

```
1
2 // File .....: rne.v
3 // Author....: Espen Stenersen
4 // Date.....: Tue Apr 15 11:10:54 CEST 2008
  // Revision ...: 1.0
5
  // Description: Rounding and exception unit. Rounds, normalizes and
6
7 //
                      postnormlizes the result from the computation, and
8
                      generates exceptions if needed.
   //
9
  //
10
11 'include "defines.v"
12
13 module rne
14 (
15
       \operatorname{frac},
                     // Input. Fractional part from significand
           multiplication.
                     // Input. Sign from sign computation.
16
       sign,
                     // Input. Biased exponent from exponent addition.
17
       exp.
                     // Input. NaNs, infinities, zeros..
// Input. Rounding mode.
       specials,
18
19
       mode,
                     // Output. Rounded result or special value.
20
       result,
                     // Output. Exceptions.
21
       exceps
22);
23
24
       parameter SW = 52;
      parameter EW = 11;
25
26
27
       // input(s)
      input [2*SW+1:0]
input [EW+1:0]
28
                            frac;
29
                            exp;
30
       input
                            sign;
      input [7:0]
input [1:0]
31
                            specials;
32
                            mode;
33
34
       // output(s)
       output [SW+ÉW:0]
35
                            result;
       output [3:0]
36
                            exceps;
37
38
       // wire(s)
39
       wire
                            normalize;
40
       wire
                            postnormalize;
41
       wire
                            lsb;
42
       wire
                            round;
43
       wire
                            sticky;
44
       wire
                            roundup;
45
       wire
                            rounded;
46
       wire
                            ovf_ab;
                            ovf_biased;
ovf_postnorm;
47
       wire
48
       wire
49
                            round_to_nearest_even;
       wire
                            round_to_infinity;
round_to_zero;
50
       wire
51
       wire
52
       wire
                            \operatorname{nan}_a;
53
       wire
                            nan_b;
                            int_a;
int_b;
54
       wire
55
       wire
56
                            inf_a;
       wire
57
       wire
                            inf b;
58
       wire
                            zero_a;
59
       wire
                            zero_b;
                            {\tt int\_times\_inf};
60
       wire
61
       wire
                            invalid;
```

```
62
        wire
                               overflow;
 63
                               overflow tmp;
        wire
 64
        wire
                               underflow;
 65
                               underflow_tmp;
        wire
 66
        wire
                               inexact:
 67
        wire
                               exp_zero;
 68
        wire
               [SW:0]
                               significand;
 69
               [SW:0]
                               {\tt significand\_tmp}\,;
        wire
 70
        wire
               [SW:0]
                               {\tt significand\_plus\_ulp}\,;
 71
               [EW:0]
        wire
                               exponent;
 72
               [SW+EW:0]
                               result_tmp;
        wire
 73
        wire
               [SW+EW:0]
                               product nan;
              [SW+EW:0]
 74
                               product_zero;
product_large;
        wire
 75
        wire
               [SW+EW:0]
 76
        wire [SW+EW:0]
                               product_overflow;
 77
 78
        // reg(s)
 79
 80
           'Round and normalize / Postnormalize.
 81
 82
 83
        // Normalize if result from multiplier lies in [2,4]
 84
        assign normalize = frac [2*SW+1];
 85
 86
        assign significand_tmp =
 87
            normalize ?
            \operatorname{frac}[2*SW:SW] >> 1: \operatorname{frac}[2*SW:SW];
 88
 89
 90
        assign exponent =
 91
            normalize ?
 92
            \exp[\text{EW}-1:0] + 1 : \exp[\text{EW}-1:0];
 93
 94
 95
        // Assign rounding bits.
 96
        assign lsb =
            normalize ?
 97
            frac[SW+1] :
 98
99
            frac [SW];
100
101
        assign round =
102
            normalize ?
103
            frac [SW] :
104
            frac[SW-1];
105
106
        assign sticky =
            normalize ?
107
108
            | frac [SW-1:0] :
            | frac [SW-2:0];
109
110
111
        // Reduce to three rounding modes.
112
        {\tt assign round\_to\_nearest\_even} =
113
            (round \& (lsb | sticky)) \& !(|mode);
114
115
        assign round_to_infinity =
116
             (!sign & (!mode[1] & mode[0]) | sign & (mode[1] & !mode[0]) ) &
            (round | sticky);
117
118
119
        assign round to zero =
            (\operatorname{sign} \&(\operatorname{\tilde{mode}}[1] \& \operatorname{mode}[0]) | \operatorname{\tilde{sign}} \&(\operatorname{mode}[1] \& \operatorname{\tilde{mode}}[0])) | \& \operatorname{mode};
120
121
122
        // Round-up if necessary.
        assign significand_plus_ulp = significand_tmp + 1'b1;
123
```

```
124
        assign roundup = round_to_infinity | round_to_nearest_even;
125
        assign significand =
126
            roundup ?
127
               significand plus ulp : significand tmp;
128
129
        // Post-normalize if result after rounding lies in [2,4).
130
        assign postnormalize = ! significand [SW] & significand tmp [SW];
        \mathbf{assign} \ \mathrm{result\_tmp} =
131
132
            postnormalize ?
            \{\text{sign}, \text{exponent}[\text{EW-1:0}] + 1'b1, \text{significand}[\text{SW:1}]\} :
133
            {sign, exponent [EW-1:0], significand [SW-1:0]};
134
135
136
        // Inexact if result was rounded.
        assign rounded = round | sticky;
137
138
139
        {\bf assign} \ {\rm ovf\_postnorm} =
            exponent [EW] | & exponent [EW-1:0] & (normalize | postnormalize);
140
141
142
143
           Generate exceptions.
144
145
        assign ovf_ab = exp[EW+1];
assign ovf_biased = exp[EW];
146
147
148
        // Invalid inputs from chk_special.
149
150
        assign nan_a = specials [0];
151
        assign nan b = \text{specials}[1];
        assign inf_a = specials [2];
assign inf_b = specials [3];
152
153
154
        assign zero_a = specials [4];
        assign zero b =  specials [5];
155
156
        assign int a =  specials [6];
        assign int b = \text{specials}[7];
157
158
159
160
        // Generate exceptions.
        assign int_times_inf = (int_a\&inf_b) | (int_b\&inf_a);
161
162
163
        assign invalid =
164
            (nan_a | nan_b)|
165
            (zero a&inf b | zero b&inf a)|
            (inf_a | inf_b)&!int_times_inf;
166
167
168
        assign inexact =
            (rounded & (!invalid)|
169
170
            overflow_tmp|
171
            round_to_zero&overflow_tmp
            underflow & (!(zero_a | zero_b))) & !int_times_inf;
172
173
174
        {\bf assign} \ {\rm underflow} =
            (~ovf_ab&ovf_biased)|
(~|result_tmp[SW+EW-1:SW]) &!(ovf_ab&ovf_biased|ovf_postnorm) &
175
176
177
            !overflow &!invalid |(zero_a | zero_b) &!(nan_a | nan_b | inf_a | inf_b);
178
        // If overflow occurs and rounding mode equals round-to zero, // result shall be rounded to largest representative number.
179
180
181
        // e.x 0111101111111111.
182
        assign overflow_tmp =
((ovf_ab&ovf_biased|ovf_postnorm&!underflow)|
183
184
           &result _tmp [SW+EW-1:SW] &! underflow) &! invalid;
185
```

```
186
187
         assign overflow = overflow_tmp&!round_to_zero | int_times_inf;
188
189
190
         // Compute special results.
191
         assign product_nan =
192
             \{1'b0, \{EW\{\overline{1}'b1\}\}, \{(SW-1)\{1'b0\}\}, 1'b1\};
193
194
         assign product_zero =
195
             \{\operatorname{result\_tmp[SW+EW]}, \{(SW+EW) \{1'b0\}\}\};
196
197
         assign product overflow =
198
             \{\text{result\_tmp[SW+EW]}, \{\text{EW}\{1'b1\}\}, \{(SW)\{1'b0\}\}\};
199
200
         assign product large =
              \{ \underline{\text{result}}_{\text{tmp}} [ \overline{\text{SW+EW}} ], \{ (\underline{\text{EW-1}}) \{ 1'b1 \} \}, 1'b0, \{ (\overline{\text{SW}}) \{ 1'b1 \} \} \}; 
201
202
203
         // Final product decided by exceptions.
204
         assign result =
             invalid ? product_nan :
overflow ? product_overflow :
underflow ? product_zero :
205
206
207
             round_to_zero & overflow_tmp & !int_times_inf ? product_large :
result_tmp;
208
209
210
211
         assign exceps [0] = invalid;
         assign exceps [1] = inexact;
212
213
         assign exceps [2] = \text{overflow};
         assign exceps [3] = underflow;
214
215
216 endmodule // rne
```

```
1
   // File .....: sel input.v
 \mathbf{2}
  // Author....: Espen Stenersen
// Date.....: Tue Apr 15 10:54:28 CEST 2008
 3
 4
   // Revision ...: 1.0
 5
   // Description: Selects data from the input registers and puts it on
 6
 \overline{7}
                      the exponent, significand and sign busses.
   11
 8
 9
10 'include "defines.v"
11
12 module sel input
13 (
       drh,
                  // Input from data-register high (DRH0).
14
                  // Input from data-register low (DRL0).
15
       drl,
                 // Input form instrucion(format) register.
// Output to sign bus.
16
       format.
17
       signs,
                 // Output to sign bus.
// Output to exponent bus.
18
       exps.
                  // Output to significand bus.
19
       fracs
20);
21
22
       parameter WIDTH
                                = 'BUS / 2;
23
       parameter SIGNBUS
                                = 'SIGNBUS;
       parameter EXPBUS
24
                                = 'EXPBUS;
25
       parameter FRACBUS
                                = 'FRACBUS;
26
27
       // input(s)
      input [WIDTH-1:0]
input [WIDTH-1:0]
input [1:0]
28
                                drh;
29
                                drl;
30
                                format;
31
32
       // output(s)
       output [SIGNBUS-1:0] signs;
33
34
       output [EXPBUS-1:0] exps;
       output [FRACBUS-1:0] fracs;
35
36
37
       // wire(s)
38
39
       // reg(s)
       reg [SIGNBUS-1:0]
40
                                signs_tmp;
       reg [EXPBUS-1:0]
41
                                exps\_tmp;
42
       reg [FRACBUS-1:0]
                                fracs tmp;
43
44
45
          Combinational logic.
46
47
48
       always @ (drh or drl or format) begin
49
50
          signs tmp = 0;
51
          exps\_tmp = 0;
52
          fracs\_tmp = 0;
53
54
          case (format)
55
              'FP16: begin
56
                  signs tmp =
                     { drl [4*'FP16W-1], drl [3*'FP16W-1],
drl [2*'FP16W-1], drl [1*'FP16W-1]};
57
58
59
60
                  exps tmp =
                      \overline{drl} [4*('FP16W) -2:3*'FP16W+'FP16SW],
61
                       drl[3*('FP16W) -2:2*'FP16W+'FP16SW],
62
```

63		drl[2*('FP16W) - 2:1*'FP16W+'FP16SW],
64		drl[1*('FP16W) - 2:0*'FP16W+'FP16SW];
65		
66		${ m fracs}$ tmp =
67		$\{\overline{1}, b1, drl[4*'FP16W-'FP16EW-2:3*'FP16W],$
68		1'b1, drl $[3*'FP16W-'FP16EW-2:2*'FP16W]$,
69		1'b1, $drl[2*'FP16W-'FP16EW-2:1*'FP16W]$,
70		1'b1, $drl[1*'FP16W-'FP16EW-2:0*'FP16W]$;
71	e	end
72		FP32: begin
73		signs $tmp =$
74		$\{drh[2*'FP32W-1], drh[1*'FP32W-1], \}$
75		drl[2*FP32W-1], drl[1*FP32W-1];
76		dif[2*iio20 i], dif[i*iio20 i]],
77		${ m exps_tmp} =$
78		$\left[\frac{drh}{2*('FP32W)} - 2:1*'FP32W+'FP32SW \right],$
79		drh[1*(`FP32W) - 2:0*`FP32W+`FP32SW],
80		drl[2*('FP32W) - 2:1*'FP32W+'FP32SW],
81		drl[1*('FP32W) - 2:0*'FP32W+'FP32SW];
82		dif[1:(1102.0)) =00.1102.0+1102.001];
83		${ m fracs}$ tmp =
84		$\{1'b1, drh[2*FP32W-FP32EW-2:1*FP32W],$
85		1'b1, drh[1*'FP32W-'FP32EW-2:0*'FP32W],
86		1'b1, dr1[2*'FP32W-'FP32EW-2:1*'FP32W],
87		1'b1, drl[1*'FP32W-'FP32EW-2:0*'FP32W];
88	e	and
89		FP64: begin
90		signs tmp =
91		$\{1, b0, 1, b0, drh[1*, FP64W-1], drl[1*, FP64W-1]\};$
92		
93		$\mathrm{exps}~\mathrm{tmp}=$
94		drh[1*('FP64W) - 2:0*'FP64W+'FP64SW],
95		drl[1*('FP64W) - 2:0*'FP64W+'FP64SW];
96		
97		fracs tmp =
98		$\{\overline{1}, b1, drh[1*FP64W-FP64EW-2:0*FP64W],$
99		1'b1, drl[1*'FP64W-'FP64EW-2:0*'FP64W];
100	e	end
101	ende	case
102	end	
103		
104		
105	assign	signs = signs tmp;
106		exps = exps tmp;
107	0	fracs = fracs tmp;
108	5	
109	endmodule	// sel input

```
1
 2 // File \dots sel output.v
3 // Author....: Espen Stenersen
4 // Date.....: Thu Apr 24 23:42:46 CEST 2008
 5 // Revision ...: 1.0
   // Description: Loads the correct locations in output register and
 6
 \overline{7}
                         exception register.
 8 //
 9
10 'include "defines.v"
11
12 module sel output
13 (
                           // Input from rounding logic.
// Input from rounding logic.
14
       result,
       exceps,
15
                           // Input from format register.
// Input from start register.
       format,
16
17
       start,
                           // Output to output register.
       products,
18
                           // Output to output register.
// Output to output register.
19
       load_drh,
load_drlh,
20
                           // Output to output register.
21
       load drll,
                           // Output to exception register.
// Output to exception register.
// Output to exception register.
22
       exceptions,
23
       load\_excep\_l,
       load excep h,
24
25
       reset,
26
       clk
27);
28
29
30
        // input(s)
       input ['BUS/2-1:0]
31
                                    result;
       input [7:0]
input [1:0]
32
                                    exceps;
33
                                    format:
34
       input
                                    start;
35
       input
                                    clk;
36
       input
                                    reset;
37
38
       // output(s)
39
       output ['BUS-1:0]
                                    products;
       output [15:0]
40
                                    exceptions;
                                    {\rm load\_drh}\,;
41
       output
                                    load_drlh;
load_drll;
42
       output
43
       output
44
       output
                                    load _excep _l;
45
       output
                                    load\_excep\_h;
46
47
48
       // wire(s)
49
50
       // req(s)
       reg ['BUS-1:0]
51
                                    products;
52
       reg [15:0]
                                    exceptions;
53
                                    {\rm load\_drh}\,;
       reg
                                   load_drlh;
load_drll;
54
       \mathbf{reg}
55
       \mathbf{reg}
                                    load _excep_l;
56
       reg
57
                                    load excep h;
       \mathbf{reg}
58
                                    counter;
       \mathbf{reg}
59
60
61
       always @ (posedge clk) begin
62
           if (reset) begin
```

63counter <= 0;64 \mathbf{end} 65 else begin if (start) begin 66 67 counter <= counter + 1; 68 \mathbf{end} 69 else begin 70 ${\rm counter}\ <=\ 0\,;$ 71 \mathbf{end} 72 \mathbf{end} 73 end 7475always @ (result or exceps or format or counter or start) begin 76products = 0;77exceptions = 0; $load_drh = 0;$ $load_drlh = 0;$ 78 79 $load_drll = 0;$ 80 $load_excep_l = 0;$ $load_excep_h = 0;$ 81 82 83 84 case (format) 85 'FP16: begin 86 case (counter) 87 0: begin 88 products[31:0] = result[31:0];89 exceptions[7:0] = exceps;90 $load_drll = 1;$ 91 $load_excep_l = 1;$ 92 \mathbf{end} 931: begin 94products[63:32] = result[31:0];95exceptions [15:8] = exceps;96 load_drlh $\stackrel{\cdot}{=}$ 1; 97 $load_excep_h = 1;$ 98 \mathbf{end} 99 endcase \mathbf{end} 100101'FP32: begin 102 **case** (counter) 1030: begin 104 products[63:0] = result[63:0];exceptions [7:0] = exceps;105106 $load_drll = 1;$ $load_drlh = 1;$ 107 $load_excep_l = 1;$ 108 109 \mathbf{end} 110 1: begin products[127:64] = result[63:0];111 112exceptions[15:8] = exceps;113 $load_drh~=~1;$ 114 $load_excep_h = 1;$ 115 \mathbf{end} 116endcase 117 \mathbf{end} 'FP64: begin 118 119case (counter) 1200: **begin** products[63:0] = result[63:0];121 122exceptions [7:0] = exceps; $load_drll = 1;$ $load_drlh = 1;$ 123124

APPENDIX A. ARCHITECTURE ONE VERILOG SOURCES

```
125
                                   load\_excep\_l = 1;
126
                               \mathbf{end}
127
                               1: begin
                                   products [127:64] = result [63:0];
exceptions [15:8] = exceps;
load_drh = 1;
load_excep_h = 1;
128
129
130
131
132
                               \mathbf{end}
133
                         endcase
134
                    \mathbf{end}
135
               endcase
136
          \mathbf{end}
137
138 endmodule // sel_output
```

```
1 //
 2 // File \dots reg_enable.v
// Description: Generic register with synchronous reset and enable.
 6
 7 //
 8
9 'include "defines.v"
10
11 module reg_enable
12 (
               // Data in.
// Data out.
// Enable bit.
13
      d,
14
      q,
      enable,
15
      clk,
16
17
      \operatorname{reset}
18 );
19
      parameter WIDTH = 'BUS;
20
21
22
      // input(s)
      input [WIDTH-1:0]
23
                              d ;
      input
                               enable;
24
25
      input
                               clk;
26
      input
                               reset;
27
28
      // output(s)
29
      output [WIDTH-1:0]
                              \mathbf{q};
30
31
      // wire(s)
32
      // reg(s)
33
34
      reg [WIDTH-1:0]
                              q;
35
      always @ (posedge clk) begin
36
37
          if (reset) begin
            q\ <=\ 0\,;
38
39
          \mathbf{end}
          else if (enable) begin
40
41
            \mathbf{q} \ll \mathbf{d};
42
         \mathbf{end}
43
      \mathbf{end}
44
```

45 end module $//\ reg_enable$

```
1 // File.....: reg_set.v
2 // File....: reg_set.v
3 // Author....: Espen Stenersen
4 // Date.....: Thu Apr 24 23:07:57 CEST 2008
5 // Revision...: 1.0
6 // Description: Generic register with synchonous set.
7 // 8
 8
 9 module reg_set
10 (
                       // Input.
// Output.
11
         set,
12
         q,
13
         clk,
14
         \operatorname{reset}
15);
16
         parameter WIDTH = 1;
17
18
19
         // input(s)
         input
20
                     set;
21
         input
                       clk;
22
         input
                      reset;
23
24
         // output(s)
25
         output q;
26
27
         // wire(s)
28
29
         // reg(s)
30
         \mathbf{reg} \qquad q\,;
31
         always @ (posedge clk) begin
if (reset) begin
32
33
34
                 \mathbf{q}\ <=\ \mathbf{0}\,;
              end
35
              else if (set) begin
36
              \mathbf{q} <= \hat{1};
37
              end
38
              else begin
39
40
              q \ll 0; end
41
42
         \mathbf{end}
43
44 endmodule // reg\_set
```

```
1 // -
 2 // File \dots ff.v
2 // File.....: ff.v
3 // Author....: Espen Stenersen
4 // Date.....: Tue Apr 15 11:45:16 CEST 2008
5 // Revision...: 1.0
6 // Description: Generic register with synchronous reset.
7 //
 8
 9 module ff
10 (
                      // Data in.
// Data out.
        d,
11
12
        q ,
13
        clk,
14
         {\rm reset}
15);
16
        parameter WIDTH = 1;
17
18
19
         // input(s)
        input [WIDTH-1:0]
                                        d;
20
21
        input
                                        cĺk;
22
        input
                                         reset;
23
24
        // output(s)
output [WIDTH-1:0]
25
                                        q;
26
27
         // reg(s)
        reg [WIDTH-1:0]
28
                                        q;
29
30
        always @ (posedge clk) begin
31
             if (reset)
32
              \mathbf{q} \ll \mathbf{0};
             else
33
34
                q\ <=\ d\,;
        \mathbf{end}
35
36
37 end
module //\ ff
```

Appendix B

Architecture Two Verilog Sources

Only sources that differs between the two architectures are included in this Chapter, exponent unit building blocks, multiplier unit building blocks and rounding and exception unit building blocks.

```
1 /
 2 // File \dots defines . v
 3 //
      Author .....: Espen Stenersen
      Date .....: Wed May 14 11:45:28 CEST 2008
 4
 \mathbf{5}
   // Revision ...: 1.0
 6
      Description: Contains definitions used in the design files.
 \overline{7}
                      Open rand widths, exponent widths, significand widths, bias values and bus widths.
 8
9
10
11 'define FP16
                            0
12 'define FP32
                            1
13 'define FP64
                            \mathbf{2}
14
15 'define {\rm FP16W}
                            16
16 'define FP32W
                            32
17 'define FP64W
                            64
18
19 'define FP16SW
                            10
20 'define FP32SW
                            23
21 'define \operatorname{FP64SW}
                            52
22
23 'define FP16EW
                            5
24 'define FP32EW
                            8
25 'define FP64EW
                            11
26
27 'define FP16BIAS
                            15
28 'define FP32BIAS
                            127
29 'define FP64BIAS
                            1023
30
31 'define FRACBUS
                            2*(`FP64SW+1)
32 'define FRACBUSOUT
                            154
33 'define EXPBUS
                            4* FP32EW
34 'define EXPBUSOUT
                            20
35 'define SIGNBUS
                            4
36
```

120 APPENDIX B. ARCHITECTURE TWO VERILOG SOURCES

37	'define	BUS	128
38			
39	'define	EVEN	0
40	'define	PINF	1
41	'define	NINF	2
42	'define	ZERO	3

```
1 /
\mathbf{2}
   // File .....: exp\_unit.v
 3
   // Author....: Espen Stenersen
 4 /
      Date .....: Tue Apr 15 11:40:17 CEST 2008
   // Revision ...: 1.0
 5
   // Description: Exponent adder unit.
 \mathbf{6}
7 //
8
9 'include "defines.v"
10
11 module exp_unit
12 (
13
                 // Input from exponent bus.
// Input from instruction register.
       exps,
14
       format,
                  // Output to exponent bus.
15
       sums
16 );
17
18
       // input(s)
19
       input ['EXPBUS-1:0]
input [1:0]
20
                                     exps;
21
                                     format;
22
23
       // output(s)
       output ['EXPBUSOUT-1:0] sums;
24
25
26
       // wire(s)
       wire ['FP32EW-1:0]
27
                                     fp32_a_0;
28
       wire ['FP32EW-1:0]
                                     fp32<sup>b</sup>0;
       wire ['FP32EW-1:0]
                                    fp32_sum_0;
fp32_ovf_ab_0;
fp32_ovf_biased_0;
29
30
       wire
31
       wire
       wire ['FP64EW-1:0]
wire ['FP64EW-1:0]
32
                                     fp64_a_0;
fp64_b_0;
33
       wire ['FP64EW-1:0]
                                     fp64_sum_0;
34
                                     fp64_ovf_ab_0;
fp64_ovf_biased_0;
35
       wire
36
       wire
37
38
       // reg(s)
39
40
41
          Module \ instantiation .
42
43
       exp_add8 \ #(FP32EW) \ fp32_add_0
44
45
       (
                          (fp32_a_0),
46
           \cdot a
47
          . b
                          (fp32_b_0),
                          (fp32_sum_0),
48
          . sum
49
           .format
                          (format),
                          (fp32 ovf ab 0),
50
          .ovf ab
           .ovf_biased (fp32_ovf_biased_0)
51
       );
52
53
54
       exp\_add11 ~\#(`FP64EW) ~fp64\_add\_0
55
       (
                          (fp64_a_0),
56
           . a
                          (fp64_b_0),
57
           . b
58
           . format
                          (format),
                          (fp64\_sum\_0),
59
           . sum
60
           .ovf_ab
                          (fp64_ovf_ab_0),
           .ovf_biased (fp64_ovf_biased_0)
61
62
       );
```

```
64
 65
           Combinational \ assign \, .
 66
 67
 68
       // Input demux.
 69
 70
       assign ~fp32\_a\_0 =
           (format = 'FP16) ?
 71
           \{\{(FP32EW-FP16EW) \{1'b0\}\}, exps[1*FP16EW-1:0*FP16EW]\} :
 72
           (format = 'FP32)?
 73
           exps[1*'FP32EW-1:0*'FP32EW] : 0;
 74
       assign fp32_b_0 =
(format == 'FP16) ?
 75
 76
 77
           \{\{(FP32EW-FP16EW) \{1'b0\}\}, exps[2*FP16EW-1:1*FP16EW]\}:
           (format == 'FP32) ?
 78
 79
           exps[2*'FP32EW-1:1*'FP32EW] : 0;
 80
       assign fp64_a_0 = (format == 'FP16) ?
 81
 82
           {{('FP64EW-'FP16EW){1'b0}}, exps[3*'FP16EW-1:2*'FP16EW]} :
 83
           (format = 'FP32)?
 84
 85
           \{\{(FP64EW-FP32EW) \{1'b0\}\}, exps[3*FP32EW-1:2*FP32EW]\}:
           (format = 'FP64)?
 86
          exps[1*'FP64EW-1:0*'FP64EW] : 0;
 87
 88
 89
       {\bf assign} \ {\rm fp64\_b\_0} =
 90
           (format = 'FP16) ?
           \{ \{ (FP64EW-FP16EW) \{ 1'b0 \} \}, exps [4*FP16EW-1:3*FP16EW] \} :
 91
           (format == 'FP32) ?
92
 93
           \{\{(FP64EW-FP32EW) \{1'b0\}\}, exps[4*FP32EW-1:3*FP32EW]\}:
 94
           (format == 'FP64) ?
           \exp [2*'FP64EW - 1:1*'FP64EW] : 0;
95
 96
97
       // Output mux.
98
       assign sums =
99
           (format = `FP16) ?
          100
101
102
103
            \left\{ fp64\_ovf\_ab\_0 \;, \; fp64\_ovf\_biased\_0 \;, \; fp64\_sum\_0 \left[`FP32EW-1:0\right] \;, \right. \\
          fp32_ovf_ab_0, fp32_ovf_biased_0, fp32_sum_0['FP32EW-1:0]} : (format = 'FP64) ?
104
105
           \{fp64\_ovf\_ab\_0, fp64\_ovf\_biased\_0, fp64\_sum\_0['FP64EW-1:0]\}:
106
107
           0;
108
109 endmodule // exp unit
```

```
1 /
  // File .....: exp_add8.v
\mathbf{2}
3
  // Author ....: Espen Stenersen
4
     Date .....: Tue Apr 15 10:44:27 CEST 2008
5
    / Revision ...: 1.0
6
  // Description: Exponent adder. Adds the two inputs, and subtracts
7
                    the bias.
8
9
10 'include "defines.v"
11
12 \text{ module } \exp \text{ add8}
13 (
                   // Input operand.
// Input operand.
14
      а,
15
      b,
                   // Input.
// Output sum.
16
      format,
17
      \operatorname{sum},
                   // Overflow after addition.
// Overflow after subtraction.
18
      ovf ab,
19
      ovf\_biased
20);
21
22
      parameter WIDTH = 'FP32EW;
23
24
       // input(s)
      input [WIDTH-1:0]
25
                              a;
      input [WIDTH-1:0]
input [1:0]
26
                             b;
27
                              format;
28
29
      // output(s)
      output [WIDTH-1:0]
30
                             \operatorname{sum};
31
      output
                              ovf ab;
32
                              ovf_biased;
      output
33
34
      // wire(s)
      wire [WIDTH:0]
35
                              a\_plus\_b\_tmp\,;
36
      wire
            [WIDTH:0]
                              biased tmp;
37
38
      // Exponent1 + exponent2
39
      assign a_plus_b_tmp = a + b;
40
41
      // Subtract bias.
42
      assign biased_tmp =
         (format = FP16) ? a_plus_b_tmp - FP16BIAS :
43
          (format = (FP32))? a_plus_b_tmp - (FP32BIAS : 0;
44
45
      // Selcet part of sum.
46
      assign sum =
         (format = `FP16) ? biased_tmp['FP16EW-1:0] :
47
         (format = FP32)? biased tmp [FP32EW-1:0] : 0 ;
48
49
      // Compute overflow / underflow detection bits.
50
51
      assign ovf_ab =
         52
53
54
55
      // Compute overflow / underflow detection bits.
      assign ovf biased =
56
         (format = 'FP16) ? biased_tmp['FP16EW] :
57
         (format = (FP32)? biased tmp[(FP32EW] : 0;
58
59
60
61 endmodule // exp_add8
```

```
1
 2 // File ..... exp add11.v
3 // Author....: Espen Stenersen
4 // Date.....: Tue Apr 15 10:44:27 CEST 2008
  // Revision ...: 1.0
 5
  // Description: Exponent adder. Adds the two inputs, and subtracts
 6
 \overline{7}
                     the bias.
 8 //
 9
10 'include "defines.v"
11
12 module exp add11
13 (
                    // Input operand.
// Input operand.
14
      а,
15
      b,
                    // Input.
// Output sum.
16
      format,
17
      \operatorname{sum},
                    // Ouiput sum.
// Overflow after addition.
18
      ovf ab,
      ovf_biased // Overflow after subtraction.
19
20);
21
      parameter WIDTH = 'FP64EW;
22
23
24
       // input(s)
      input [WIDTH-1:0]
25
                              a;
      input [WIDTH-1:0]
input [1:0]
26
                              b;
27
                              format;
28
29
      // output(s)
30
      output [WIDTH-1:0]
                              \operatorname{sum};
                               ovf_ab;
31
      output
32
                               ovf_biased;
      output
33
34
      // wire(s)
      wire [WIDTH:0]
wire [WIDTH:0]
35
                              a\_plus\_b\_tmp\,;
36
                              biased tmp;
37
38
      // Exponent1 + exponent2
39
      assign a_plus_b_tmp = a + b;
40
41
      // Subtract bias.
42
      assign biased tmp =
          (format = `FP16) ? a_plus_b_tmp - `FP16BIAS :
43
          (format = (FP32)? a_plus_b_tmp - (FP32BIAS :
44
45
          (format = 'FP64) ? a_plus_b_tmp - 'FP64BIAS : 0;
46
47
      // Selcet part of sum.
      assign sum =
48
          (format = `FP16) ? biased_tmp[`FP16EW-1:0] :
49
50
          (format = `FP32)? biased tmp[`FP32EW-1:0]:
          (format = 'FP64)? biased tmp['FP64EW-1:0]: 0;
51
52
53
      // Compute overflow / underflow detection bits.
      assign ovf_ab =
54
          55
56
57
58
59
       // Compute overflow / underflow detection bits.
60
      assign ovf_biased =
          (format = 'FP16) ? biased_tmp['FP16EW] :
(format = 'FP32) ? biased_tmp['FP32EW] :
61
62
```

63 (format == 'FP64) ? biased_tmp['FP64EW] : 0; 64 65 66 endmodule // exp_add11

```
1
   // File .....: mult_unit.v
 \mathbf{2}
3 // Author....: Espen Stenersen
4 // Date.....: Tue Apr 15 11:37:56 CEST 2008
 5 // Revision ...: 1.0
   // Description: Significand multiplier unit.
 \mathbf{6}
 7 //
8
9 'include "defines.v"
10
11 module mult_unit
12 (
                  // Input from significand bus.
// Input from instruction register.
13
       fracs.
14
       format,
                   // Output to significand bus.
15
       prods
16 );
17
18
        // input(s)
       input ['FRACBUS-1:0]
input [1:0]
19
                                            fracs;
20
                                            format;
21
22
       // output(s)
23
       output ['FRACBUSOUT-1:0]
                                            prods;
24
25
       // wire(s)
                                           {{\rm fp32\_a\_0;}\atop {\rm fp32\_b\_0;}}
26
       wire ['FP32SW:0]
       wire ['FP32SW:0]
27
28
       wire [2*'FP32SW+1:0]
                                           fp32_p_0;
       wire ['FP64SW:0]
wire ['FP64SW:0]
                                           fp64\_a\_0; fp64\_b\_0;
29
30
31
       wire [2*'FP64SW+1:0]
                                           fp64_p_0;
32
33
       // reg(s)
34
35
36
           Module \ instantiations.
37
38
       uns_mult \#(FP32SW+1) uns_mult_fp32_0
39
40
       (
41
            .a(fp32_a_0),
           . b(fp32_b_0),
. p(fp32_p_0)
42
43
       );
44
45
       uns_mult #(FP64SW+1) uns_mult_fp64_0
46
47
       (
            .a(fp64_a_0), 
.b(fp64_b_0),
48
49
            .p(fp64_p_0)
50
51
       );
52
53
54
            Combinational \ assigns \, .
55
56
       // Input demux.
57
58
       assign fp32_a_0 = (format == 'FP16) ?
59
60
               { fracs [1*(`FP16SW+1) - 1:0*(`FP16SW+1)],
61
                \{(\text{'FP32SW}-\text{'FP16SW})\{1, 0\}\}:
62
```

63(format = 'FP32)? fracs[1*('FP32SW+1)-1:0*('FP32SW+1)] : 0;6465 **assign** fp32_b_0 = (format == 'FP16) ? 6667 { fracs [2*(`FP16SW+1) - 1:1*(`FP16SW+1)], 6869 $(FP32SW-FP16SW) \{ 1'b0 \} \}$: (format == 'FP32) ? 7071fracs[2*('FP32SW+1)-1:1*('FP32SW+1)] : 0;7273 **assign** fp64_a_0 = (format == 'FP16) ? 7475{ fracs [3*(`FP16SW+1) - 1:2*(`FP16SW+1)], 7677 $\{(FP64SW-FP16SW) \{1'b0\}\}\}$: (format == 'FP32) ? 78 { fracs [3*(`FP32SW+1) - 1:2*(`FP32SW+1)], 79 $\{(FP64SW-FP32SW) \{1'b0\}\}$: 80 (format = `FP64) ?81 fracs[1*('FP64SW+1)-1:0*('FP64SW+1)] : 0;8283 8485{ fracs [4*(`FP16SW+1) - 1:3*(`FP16SW+1)], 86 $\{(FP64SW-FP16SW) \{1'b0\}\}\}$: 87 88 (format = 'FP32)? { fracs [4*(`FP32SW+1) - 1:3*(`FP32SW+1)], 89 90 $\{(FP64SW-FP32SW) \{1'b0\}\}$: 91(format == 'FP64) ? $\label{eq:FP64SW+1} {\rm fracs} \left[2*(`{\rm FP64SW}{+}1) - 1{:}1*(`{\rm FP64SW}{+}1) \right] \ : \ 0;$ 929394 ${\tt assign \ prods} \ = \ \{ fp64_p_0 \,, \ fp32_p_0 \, \} \,;$ 9596 endmodule // $mult_unit$

```
9
10 'include "defines.v"
11
12 module uns mult
13 (
     a, // Input, multiplicand.
b, // Input, multiplier.
p // Output, product.
14
15
16
17);
18
19
      parameter WIDTH = 'FP64SW+1;
20
21
22
      // input(s)
      input [WIDTH-1:0]
input [WIDTH-1:0]
23
                             a;
24
                             b;
25
      // output(s)
output [2*WIDTH-1:0] p;
26
27
28
29
      assign p = a * b;
30
31 endmodule // uns_mult
```

```
1
 2 // File \dots rne_unit.v
 3
   // Author....: Espen Stenersen
     / Date .....: Tue Apr 15 12:19:50 CEST 2008
 4 /
   // Revision ...: 1.0
 5
   // Description: Rounding, normalizing and exception unit.
 \mathbf{6}
 7 //
 8
9 'include "defines.v"
10
11 module rne_unit
12 (
13
                  // Input from fraction bus.
// Input form exponent bus.
       fracs ,
14
       exps,
                  // Input from sign bus.
15
       signs,
       format, // Input from instrucion register.
special, // Input form check special.
16
17
                 // Input from mode register.
18
       mode,
                 // Output exceptions.
// Output. Rounded result.
19
       exceps,
20
       result
21);
22
23
       // input(s)
       input ['FRACBUSOUT-1:0]
24
                                         fracs;
25
       input ['EXPBUSOUT-1:0]
                                         exps;
       input ['SIGNBUS/2-1:0]
input [1:0]
26
                                         signs;
27
                                        format;
28
       input [1:0]
                                        \operatorname{mode};
29
       input [15:0]
                                         special;
30
31
       // output(s)
       output ['BUS/2-1:0]
output [7:0]
32
                                         result;
33
                                         exceps;
34
35
       // wire(s)
36
       wire
                                         sign_rne_0;
37
       wire
                                         sign_rne_1;
       wire [2*'FP32SW+1:0]
                                         {\rm frac\_rne\_0}\,;
38
                                        frac_rne_1;
exp_rne_0;
39
       wire [2*'FP64SW+1:0]
       wire ['FP32EW+1:0]
40
       wire ['FP64EW+1:0]
41
                                        exp_rne_1;
       wire ['FP32W-1:0]
                                        result_rne_0;
result_rne_1;
42
       wire ['FP64W-1:0]
43
44
       wire [7:0]
                                         specials_rne_0;
                                         specials_rne_1;
45
       wire [7:0]
46
       wire
             [3:0]
                                        exceps\_rne\_0;
47
       wire [3:0]
                                         exceps_rne_1;
       wire [1:0
wire [1:0
48
                                         overflow;
49
                                         underflow;
50
       wire [1:0]
                                         inexact;
51
       wire [1:0]
                                         invalid;
52
       // reg(s)
53
54
55
          Module \ instantiation .
56
57
58
       rne32 \#(\text{'FP32SW}, \text{'FP32EW}) rne 0
59
       (
60
           .frac
                          (frac_rne_0),
61
                          (sign_rne_0),
          .sign
                          (\exp\_rne\_0),
62
          .exp
```

```
63
             .specials
                             (specials_rne_0),
 64
             . mode
                             (mode),
 65
             . format
                              (format),
                             (result_rne_0),
(exceps_rne_0)
 66
             .result
 67
             .exceps
 68
         );
 69
         rne64 \#(\text{'FP64SW}, \text{'FP64EW}) rne_1
 70
 71
         (
 72
             .frac
                             (frac_rne_1),
 73
                             (sign_rne_1),
             .sign
                             (\exp \operatorname{rne} 1),
 74
             .exp
 75
             .specials
                             (specials_rne_1),
 76
             . mode
                             (mode),
 77
             . format
                             (format),
                             (result_rne_1),
(exceps_rne_1)
 78
             .result
 79
             .exceps
 80
         );
 81
 82
 83
 84
 85
             Combinational assign.
 86
 87
 88
         // Inputs to rounding logic.
         assign frac_rne_0 = fracs [2*('FP32SW+1) - 1:0];
 89
 90
         assign frac rne 1 = fracs ['FRACBUSOUT-1:2*('FP32SW+1)];
 91
         // Two msb bits represents the overflow bits during exponent // addition.
 92
 93
         assign exp_rne_0 =
(format == 'FP16) ?
 94
 95
                \exp{\left[ \left( \mathrm{FP16EW} + 1 : 0 \right] \right]} :
 96
             (format = 'FP32) ?
 97
                 exps['FP32EW+1:0] :
 98
 99
             0;
100
        101
102
                 exps['EXPBUSOUT-1:'FP16EW+2] :
103
104
             (format == 'FP32) ?
                 exps['EXPBUSOUT-1:'FP32EW+2] :
105
106
             (format = 'FP64)?
107
                 \exp \left[ \text{'FP64EW} + 1:0 \right] :
             0;
108
109
110
         assign sign_rne_0 = signs [0];
111
112
         {\tt assign \ sign\_rne\_1} =
113
             (format = `FP64) ?
114
                signs[0] :
115
             signs [1];
116
         assign specials_rne_0 =  \{ \text{special}[13:12], \text{special}[9:8], \text{special}[5:4], \text{special}[1:0] \}; 
117
118
119
         assign specials rne_1 = (format == 'FP64) ?
120
121
                 \{ {\rm special} \, [13\!:\!12] \, , \ {\rm special} \, [9\!:\!8] \, , \ {\rm special} \, [5\!:\!4] \, , \ {\rm special} \, [1\!:\!0] \} \ : \label{eq:special}
122
123
             {special [15:14], special [11:10], special [7:6], special [3:2]};
124
```

```
125
126
         assign underflow =
127
             (format = `FP64) ?
             {1'b0, exceps_rne_1[3]} :
{exceps_rne_1[3], exceps_rne_0[3]};
128
129
130
131
         assign overflow =
             (format = `FP64) ?
132
             {1'b0, exceps_rne_1[2]} :
{exceps_rne_1[2], exceps_rne_0[2]};
133
134
135
136
         assign inexact =
137
             (format = `FP64) ?
             {1'b0, exceps_rne_1[1]} :
{exceps_rne_1[1], exceps_rne_0[1]};
138
139
140
141
         assign invalid =
             (format == 'FP64) ?
142
             {1'b0, exceps_rne_1[0]} :
{exceps_rne_1[0], exceps_rne_0[0]};
143
144
145
146
         assign exceps = {underflow, overflow, inexact, invalid};
147
148
         assign result =
             (\bar{f}ormat = `FP16) ?
149
             {result_rne_1['FP16SW + 'FP16EW:0],
    result_rne_0['FP16SW + 'FP16EW:0]} :
(format == 'FP32) ?
150
151
152
                 {result_rne_1['FP32SW + 'FP32EW:0],
result_rne_0['FP32SW + 'FP32EW:0]} :
153
154
             (\text{format} = FP64)?
155
                 \texttt{result\_rne\_1[`FP64SW + `FP64EW:0]} :
156
             0;
157
158
159 endmodule // rne\_unit
```

```
1
   // File .....: rne32.v
 \mathbf{2}
  // Author....: Espen Stenersen
// Date.....: Tue Apr 15 11:10:54 CEST 2008
 3
 4
   // Revision ...: 1.0
 5
   // Description: Rounding and exception unit. Rounds, normalizes and
 6
 7
                       postnormlizes the result from the computation, and
 8
                       generates exceptions if needed.
 9
   //
10
11 'include "defines.v"
12
13 module rne32
14 (
                      // \ Input. \ Fractional \ part \ from \ multiplication .
15
       frac ,
                      // Input. Sign from sign computation.
// Input. Biased exponent from exponent addition.
       sign,
16
17
       exp,
                      // Input. NaNs, infinities, zeros..
18
       specials,
19
                      // Input.
// Input. Rounding mode.
       format,
20
       mode,
                      // Output. Rounded result or special value.
21
       result,
                      // Output. Exceptions.
22
       exceps
23);
24
       parameter SW = FP32SW;
25
       parameter EW = FP32EW;
26
27
28
       // input(s)
       input [2*SW+1:0]
input [EW+1:0]
29
                              frac;
30
                              exp;
31
       input
                              sign;
       input [7:0]
input [1:0]
32
                              specials;
33
                              mode;
34
       input [1:0]
                              format;
35
36
       // output(s)
37
       output [SW+EW:0]
                              result;
       output [3:0]
38
                              exceps;
39
40
       // wire(s)
       wire
                              normalize;
41
42
       wire
                              postnormalize;
43
       wire
                              lsb;
44
       wire
                              round;
45
       wire
                              sticky;
46
                              roundup;
       wire
47
       wire
                              rounded;
                             ovf_ab;
ovf_biased;
48
       wire
49
       wire
50
       wire
                              ovf postnorm;
                              round_to_nearest_even;
round_to_infinity;
51
       wire
52
       wire
                             {\tt round\_to\_zero}\,;
53
       wire
54
       wire
                              nan_a;
55
       wire
                              nan_b;
56
       wire
                              \operatorname{int} \underline{a};
                             int_b;
57
       wire
                             inf_a;
inf_b;
58
       wire
59
       wire
60
       wire
                              zero_a;
61
       wire
                              zero_b;
                              {\tt int\_times\_inf}\,;
62
       wire
```

```
63
       wire
                            invalid;
 64
       wire
                            overflow;
 65
                            overflow_tmp;
       wire
 66
       wire
                            underflow;
 67
                            inexact;
       wire
       wire [SW:0]
 68
                            significand;
                            significand_tmp;
significand_plus_ulp;
 69
       wire
             [SW:0]
       wire [SW:0]
 70
 71
       wire [EW:0]
                            exponent;
 72
       wire [EW:0]
                            exponent_tmp;
 73
             [SW+EW:0]
                            result_tmp;
       wire
 74
       wire [SW+EW:0]
                            product _nan;
 75
       wire [SW+EW:0]
                            product_zero;
product_large;
       wire [SW+EW:0]
 76
 77
       wire [SW+EW:0]
                            product_overflow;
 78
       // reg(s)
 79
 80
 81
 82
       // Round and normalize / Postnormalize.
       // -
 83
 84
 85
       // Normalize if result from multiplier lies in [2,4]
       assign normalize = frac[2*SW+1];
 86
 87
 88
       assign significand tmp =
           normalize ?
 89
 90
           frac[2*SW:SW] >> 1 :
 91
           frac[2*SW:SW];
 92
       93
 94
           normalize ?
 95
           \exp [FP16EW - 1:0] + 1 : \exp [FP16EW - 1:0] :
 96
           (format == 'FP32) ?
normalize ?
 97
 98
99
           \exp[(FP32EW - 1:0] + 1 : \exp[(FP32EW - 1:0] : 0;
100
101
102
       // Assign rounding bits.
103
       assign lsb =
104
           (format == 'FP16) ?
           normalize ?
105
106
           frac[37] :
           frac[36] :
107
           (format == 'FP32) ?
108
109
           normalize ?
           frac[24] :
frac[23] : 0;
110
111
112
113
114
       {\bf assign} \ {\rm round} =
           (format = 'FP16)?
115
           normalize ?
116
           frac[36] :
frac[35] :
117
118
           (format == 'FP32) ?
119
120
           normalize ?
           frac[23] :
121
122
           frac[22] : 0;
123
       assign sticky =
124
```

```
125
           (format = 'FP16)?
           normalize ?
126
127
           | frac [35:26]
128
            frac [34:25]
           (format = FP32)?
129
           normalize ?
130
131
            | frac [22:1]
                         :
           [frac[21:0] : 0;
132
133
        // Reduce to three rounding modes.
134
       assign round_to_nearest_even =
135
136
           (round \& (lsb | sticky)) \& !(|mode);
137
138
       {\tt assign round\_to\_infinity} =
139
           (!sign & (!mode[1]& mode[0]) | sign & (mode[1]& !mode[0]) ) &
140
           (round | sticky);
141
142
       assign round to zero =
           (\operatorname{sign} \&(\operatorname{\tilde{mode}}[1] \& \operatorname{mode}[0]) | \operatorname{\tilde{sign}} \&(\operatorname{mode}[1] \& \operatorname{\tilde{mode}}[0])) | \& \operatorname{mode};
143
144
145
       // Round-up if necessary.
146
       {\bf assign} \ {\rm significand\_plus\_ulp} =
147
           (format = 'FP16)?
           significand_tmp[SW:SW-'FP16SW] + 1'b1 :
(format == 'FP32) ?
148
149
           significand_tmp[SW:SW-'FP32SW] + 1'b1 : 0;
150
151
152
       assign roundup = round to infinity | round to nearest even;
153
       assign significand =
154
           (format = `FP16) ?
           roundup ?
155
           significand_plus_ulp : significand_tmp[SW:SW-'FP16SW] :
(format == 'FP32) ?
156
157
           roundup ?
158
           significand_plus_ulp : significand_tmp[SW:SW-'FP32SW] : 0;
159
160
161
       // Post-normalize if result after rounding lies in [2,4).
162
       assign postnormalize =
163
           (format = `FP16) ?
164
           !significand ['FP16SW]&significand _tmp [SW] :
165
           (format = "FP32")?
166
           ! significand ['FP32SW]& significand tmp [SW] : 0;
167
168
       assign exponent =
169
           postnormalize ?
           exponent\_tmp + 1 :
170
171
           exponent_tmp;
172
173
       assign result_tmp =
           (format = 'FP16)?
174
175
           postnormalize ?
           {sign, exponent['FP16EW-1:0], significand['FP16SW-1:0]} :
176
           {sign, exponent['FP16EW-1:0], significand['FP16SW-1:0]} :
177
           (format == 'FP32) ?
178
179
           postnormalize ?
           sign, exponent ['FP32EW-1:0], significand ['FP32SW-1:0] :
180
           {sign, exponent['FP32EW-1:0], significand['FP32SW-1:0]} : 0;
181
182
183
184
       // Inexact if result was rounded.
185
       assign rounded = round | sticky;
186
```

```
assign ovf_postnorm =
187
           (format == 'FP16) ?
188
189
               exponent['FP16EW] |
190
               &exponent ['FP16EW-1:0]&(normalize | postnormalize) :
191
           (format = 'FP32)?
               exponent ['FP32EW]
192
193
               &exponent ['FP32EW-1:0]&(normalize | postnormalize) :
           0;
194
195
196
        // Generate exceptions.
197
198
199
200
        assign ovf_ab =
201
           (format == 'FP16) ?
           exp['FP16EW+1] :
(format == 'FP32) ?
202
203
           \exp[(FP32EW+1] : 0;
204
205
       assign ovf_biased = (format == 'FP16) ?
206
207
208
           \exp[\text{'FP16EW}] :
           (format = FP32)?
209
210
           exp['FP32EW] : 0;
211
212
        // Invalid inputs from chk_special.
213
       assign nan_a = specials [0];
214
       assign nan b = specials [1];
215
       assign \inf_a = \operatorname{specials}[2];
       assign inf b = \text{specials}[3];
216
217
       assign zero a = \text{specials}[4];
       assign zero b = \text{specials} [5];
218
219
       assign int a =  specials [6];
       assign int b = \text{specials}[7];
220
221
222
223
        // Generate exceptions.
224
       assign int_times_inf = (int_a&inf_b) |(int_b&inf_a);
225
226
        assign invalid =
227
           (nan_a | nan_b)|
           (zero_a&inf_b | zero_b&inf_a)|
(inf_a | inf_b)&!int_times_inf;
228
229
230
231
       assign inexact =
           (rounded & (!invalid)|
232
233
           overflow_tmp |
234
           round_to_zero&overflow_tmp|
           underflow & (!(zero_a | zero_b))) & !int_times_inf;
235
236
237
       assign underflow =
           (format = `FP16) ?
238
239
               (~ovf_ab&ovf_biased)|
                (~|result\_tmp['FP16SW+'FP16EW-1:'FP16SW]) \&
240
               !(ovf_ab&ovf_biased|ovf_postnorm) &
241
               !overflow&!invalid | (zero_a | zero_b) &
242
243
               !(nan_a|nan_b|inf_a|inf_b) :
244
           (format = 'FP32)?
               (~ovf_ab&ovf_biased)|
(~|result_tmp['FP32SW+'FP32EW-1:'FP32SW]) &
245
246
247
               !(ovf\_ab\&ovf\_biased | ovf\_postnorm) \&
248
               !overflow &!invalid | (zero_a | zero_b) &
```

```
249
                 !(nan_a|nan_b|inf_a|inf_b) : 0;
250
251
        /\!/ If overflow occurs and rounding mode equals round-to zero,
252
            result shall be rounded to largest representative number.
        //
         // e.x 01111011111111111.
253
        assign overflow_tmp =
(format == 'FP16) ?
254
255
                ((ovf_ab&ovf_biased|ovf_postnorm&!underflow)|
256
257
                &result_tmp['FP16SW+'FP16EW-1:'FP16SW]&!underflow) &
258
                !invalid :
             (format == 'FP32) ?
259
260
                ((ovf ab&ovf biased|ovf postnorm&!underflow)|
261
                &result tmp['FP32SW+'FP32EW-1:'FP32SW]&!underflow) &
262
                !invalid : 0;
263
264
        assign overflow = overflow_tmp&!round_to_zero | int_times_inf;
265
266
267
         // Compute special results.
        assign product_nan =
(format == 'FP16) ?
268
269
270
                  \{1\,{}^{\prime}b0\,,\ \{{}^{\prime}FP16EW\{1\,{}^{\prime}b1\,\}\}\,,\ \{({}^{\prime}FP16SW-1)\{1\,{}^{\prime}b0\,\}\}\,,\ 1\,{}^{\prime}b1\,\}\ :
271
             (format == 'FP32) ?
272
                 \{1'b0, \{FP32EW\{1'b1\}\}, \{(FP32SW-1)\{1'b0\}\}, 1'b1\}:
273
                0;
274
        assign product_zero = (format == 'FP16) ?
275
276
                 \{ \texttt{result\_tmp['FP16SW+'FP16EW]}, \ \{ ('FP16SW+'FP16EW) \{ \texttt{1'b0} \} \} : 
277
             (format = 'FP32)?
278
                 \{ result\_tmp ['FP32SW+'FP32EW], \{ ('FP32SW+'FP32EW) \{ 1 'b0 \} \} \} : 
279
280
                0:
281
        assign product_overflow =
282
            (format = FP16)?
283
                 {result_tmp['FP16SW+'FP16EW]}
284
285
                \{FP16EW\{1'b1\}\}, \{(FP16SW)\{1'b0\}\}\}:
286
             (format = 'FP32)?
287
                {result tmp['FP32SW+'FP32EW]
                 \hat{{}^{FP32EW}{1}}, {({FP32SW}){1}} :
288
289
                0:
290
        assign product_large = (format == 'FP16) ?
291
292
293
                {result_tmp['FP16SW+'FP16EW],
                  \left\{ (`{\rm FP16EW-1}) \left\{ 1\, '{\rm b1} \right\} \right\}, \ 1\, '{\rm b0}\,, \ \left\{ (`{\rm FP16SW}) \left\{ 1\, '{\rm b1} \right\} \right\} \ : \label{eq:FP16EW-1} 
294
295
             (format == 'FP32) ?
                {result_tmp['FP32SW+'FP32EW]
296
                 \{(\text{'FP32EW}-1)\{1, 1, 1, 0, \{(\text{'FP32SW})\{1, 1, 0\}\}\}:
297
298
                0:
299
300
         // Final product decided by exceptions.
301
        assign result =
            invalid ? product_nan :
overflow ? product_overflow :
underflow ? product_zero :
302
303
304
            round_to_zero & overflow_tmp & !int_times_inf ? product_large :
305
306
            result tmp;
307
308
        assign exceps [0] = invalid;
309
        assign exceps [1] = inexact;
310
        assign exceps [2] = overflow;
```

 311
 assign
 exceps [3]
 = underflow;

 312
 313
 endmodule
 // rne32

```
1
   // File .....: rne64.v
 \mathbf{2}
  // Author....: Espen Stenersen
// Date.....: Tue Apr 15 11:10:54 CEST 2008
 3
 4
   // Revision ...: 1.0
 5
   // Description: Rounding and exception unit. Rounds, normalizes and
 6
 7
                        postnormlizes the result from the computation, and
 8
                        generates exceptions if needed.
 9
   _//
10
11 'include "defines.v"
12
13 module rne64
14 (
                      // \ Input. \ Fractional \ part \ from \ multiplication .
15
       frac ,
                      // Input. Sign from sign computation.
// Input. Biased exponent from exponent addition.
       sign,
16
17
       exp,
                       // Input. NaNs, infinities, zeros..
18
       specials,
19
                      // Input.
// Input. Rounding mode.
       format,
20
       mode,
                      // Output. Rounded result or special value.
21
       result,
                      // Output. Exceptions.
22
       exceps
23);
24
25
       parameter SW = 52;
       parameter EW = 11;
26
27
28
       // input(s)
       input [2*SW+1:0]
input [EW+1:0]
29
                              frac;
30
                              exp;
31
       input
                              sign;
       input [7:0]
input [1:0]
32
                              specials;
33
                              mode;
34
       input [1:0]
                              format;
35
36
       // output(s)
37
       output [SW+EW:0]
                              result;
       output [3:0]
38
                              exceps;
39
40
       // wire(s)
       wire
                              normalize;
41
42
       wire
                              postnormalize;
43
       wire
                              lsb;
44
       wire
                              round;
45
       wire
                              sticky;
46
                              roundup;
       wire
47
       wire
                              rounded;
                              ovf_ab;
ovf_biased;
48
       wire
49
       wire
50
       wire
                              ovf postnorm;
                              round_to_nearest_even;
round_to_infinity;
51
       wire
52
       wire
                              {\tt round\_to\_zero}\,;
53
       wire
54
       wire
                              nan_a;
55
       wire
                              nan_b;
56
       wire
                              \operatorname{int} \underline{a};
57
                              \operatorname{int}_{b};
       wire
                              inf_a;
inf_b;
58
       wire
59
       wire
60
       wire
                              zero_a;
61
       wire
                              zero_b;
                              {\tt int\_times\_inf}\,;
62
       wire
```

```
63
       wire
                            invalid;
 64
       wire
                            overflow;
 65
                            overflow_tmp;
       wire
 66
       wire
                            underflow;
 67
                            underflow\_tmp\,;
       wire
 68
       wire
                            inexact;
 69
       wire
                            exp_zero;
       wire [SW:0]
                            significand;
 70
 71
       wire [SW:0]
                            significand_tmp;
             [SW:0]
                            significand_plus_ulp;
 72
       wire
 73
             [EW:0]
       wire
                            exponent;
 74
       wire [EW:0]
                            exponent tmp;
 75
       wire [SW+EW:0]
                            result_tmp;
             [SW+EW:0]
 76
       wire
                            product_nan;
 77
       wire [SW+EW:0]
                            product zero;
       wire [SW+EW:0]
                            product_large;
 78
 79
       wire [SW+EW:0]
                            product_overflow;
       wire [SW+EW:0]
 80
                            product min;
 81
 82
       // reg(s)
 83
 84
       // Round and normalize / Postnormalize.
 85
 86
 87
 88
       // Normalize if result from multiplier lies in [2,4]
 89
       assign normalize = frac[2*SW+1];
 90
 91
       {\bf assign} \ {\rm significand\_tmp} =
 92
           normalize ?
 93
           \operatorname{frac}[2*SW:SW] >> 1: \operatorname{frac}[2*SW:SW];
 94
 95
       assign exponent_tmp =
           (format = `FP16) ?
 96
 97
           normalize ?
           \exp [`FP16EW - 1:0] + 1 : \exp [`FP16EW - 1:0] :
 98
 99
           (format = 'FP32)?
           normalize ?
100
101
           \exp [(FP32EW - 1:0] + 1 : \exp [(FP32EW - 1:0] :
           (format = 'FP64)?
102
           normalize ?
103
104
           \exp[\text{'FP64EW}-1:0] + 1 : \exp[\text{'FP64EW}-1:0] : 0;
105
106
107
       // Assign rounding bits.
108
       assign lsb =
109
           (format = `FP16) ?
           normalize ?
110
111
           frac [95] :
           frac[94] :
112
           (format = 'FP32) ?
113
           normalize ?
114
           frac[82] :
115
116
           frac[81] :
           (format = 'FP64) ?
117
           normalize ?
118
119
           frac[53] :
120
           frac [52] : 0;
121
122
123
       assign round =
           (format == 'FP16) ?
124
```

```
125
           normalize ?
126
            frac [94] :
127
            frac [93] :
            (format = 'FP32) ?
128
           normalize ?
129
130
            frac [81] :
131
            frac[80] :
           (format = 'FP64) ?
132
133
            normalize ?
           frac[52] :
frac[51] : 0;
134
135
136
137
        assign sticky =
           (format = 'FP16) ?
138
139
            normalize ?
            | frac [93:84]
140
                           :
141
            | frac [92:83]
           (format = FP32)?
142
           normalize ?
143
144
            frac [80:59]
145
            [frac [79:58] :
146
            (format = 'FP64)?
            normalize ?
147
            |frac[51:1] :
148
            | frac [50:0] : 0;
149
150
        // Reduce to three rounding modes.
151
152
        assign round to nearest even =
153
           (round \& (lsb | sticky)) \& !(|mode);
154
155
        assign round to infinity =
156
            (! \operatorname{sign} \& (! \operatorname{mode} [1] \& \operatorname{mode} [0]) | \operatorname{sign} \& (\operatorname{mode} [1] \& ! \operatorname{mode} [0])) \&
157
            (round | sticky);
158
159
        assign round_to_zero =
            (sign \& ( [n] \& mode [0]) | [sign \& (mode [1] \& [mode [0])) | \& mode;
160
161
162
        // Round-up if necessary.
        assign significand_plus_ulp =
163
           (format = 'FP16)?
164
            significand tmp [SW:SW-'FP16SW] + 1'b1 :
165
166
           (format = FP32)?
           significand_tmp[SW:SW-'FP32SW] + 1'b1 :
(format == 'FP64) ?
167
168
           significand tmp [SW:SW-'FP64SW] + 1'b1 : 0;
169
170
171
        assign roundup = round_to_infinity | round_to_nearest_even;
172
        assign significand =
           (format = `FP16) ?
173
           roundup ?
174
           significand_plus_ulp : significand_tmp[SW:SW-'FP16SW] :
(format == 'FP32) ?
175
176
177
           roundup ?
           significand_plus_ulp : significand_tmp[SW:SW-'FP32SW] : (format == 'FP64) ?
178
179
           roundup ?
180
           significand_plus_ulp : significand_tmp[SW:SW-'FP64SW] : 0;
181
182
        // Post-normalize if result after rounding lies in [2,4).
183
184
        assign postnormalize =
            (format == 'FP16) ?
185
186
            !significand ['FP16SW]&significand _tmp [SW] :
```

```
187
               (format = `FP32) ?
               !significand ['FP32SW]&significand_tmp[SW] :
188
189
               (format = `FP64) ?
190
               !significand ['FP64SW]&significand tmp [SW] : 0;
191
192
          assign exponent =
193
               postnormalize ?
194
               \mathtt{exponent\_tmp}~+~1~ :
195
               exponent_tmp;
196
197
          {\tt assign result\_tmp} =
198
199
               (format = 'FP16)?
200
               postnormalize ?
                    \{sign, exponent['FP16EW-1:0], significand['FP16SW-1:0]\}:
201
                    \{sign, exponent ['FP16EW-1:0], significand ['FP16SW-1:0]\}:
202
203
               (format = 'FP32)?
204
               postnormalize ?
                    \begin{array}{ll} \{ sign \;, \; exponent \left[ `FP32EW-1:0 \right] \;, \; significand \left[ `FP32SW-1:0 \right] \} \;: \\ \{ sign \;, \; exponent \left[ `FP32EW-1:0 \right] \;, \; significand \left[ `FP32SW-1:0 \right] \} \;: \end{array} 
205
206
               (format = "FP64")?
207
208
               postnormalize ?
                     \begin{array}{ll} \{ {\rm sign} \;, \; {\rm exponent} \left[ {\rm `FP64EW-1:0]} \;, \; {\rm significand} \left[ {\rm `FP64SW-1:0]} \right\} \; : \\ \{ {\rm sign} \;, \; {\rm exponent} \left[ {\rm `FP64EW-1:0]} \;, \; {\rm significand} \left[ {\rm `FP64SW-1:0]} \right\} \; : \end{array} \right. \end{array} 
209
210
               0:
211
212
           // Inexact if result was rounded.
213
214
          assign rounded = round | sticky;
215
216
          assign ovf_postnorm =
217
               (format == 'FP16) ?
                   exponent ['FP16EW] |
&exponent ['FP16EW-1:0]&(normalize | postnormalize) :
218
219
               (format = 'FP32)?
220
                   exponent['FP32EW] |
&exponent['FP32EW-1:0]&(normalize|postnormalize) :
221
222
223
               (format = 'FP64)?
                   exponent['FP64EW] |
224
225
                   &exponent ['FP64EW-1:0]&(normalize | postnormalize) :
226
               0;
227
228
229
          // Generate exceptions.
230
          11
```

```
assign ovf_ab =
232
           (format = 'FP16) ?
233
234
              \exp[\text{'FP16EW}+1] :
235
           (format = 'FP32)
                                ?
236
               \exp[\text{'FP32EW}+1]
           (format = 'FP64)?
237
238
               \exp[`FP64EW+1] : 0;
239
240
        assign ovf_biased =
           (format = 'FP16) ?
241
242
              \exp[\text{'FP16EW}]:
243
           (format = 'FP32)?
244
               \exp[\text{'FP32EW}] :
245
           (format = 'FP64)?
246
               \exp[\text{'FP64EW}] : 0;
```

```
247
        // Invalid inputs from chk_special.
248
249
        assign nan_a = specials [0];
250
        assign nan b = \text{specials}[1];
        assign inf a =  specials [2];
251
        assign inf b =  specials [3];
252
253
        assign zero a = \text{specials}[4];
        assign zero b = specials [5];
254
        assign int a = specials [6];
assign int b = specials [7];
255
256
257
258
259
        // Generate exceptions.
260
        assign int_times_inf = (int_a&inf_b) | (int_b&inf_a);
261
262
        assign invalid =
263
           (nan_a | nan_b)|
264
           (zero a&inf b | zero b&inf a)|
265
           (inf_a | inf_b)&!int_times_inf;
266
267
        assign inexact =
268
           (rounded & (!invalid)|
269
           overflow_tmp|
270
           round_to_zero&overflow_tmp|
           underflow & (!(zero_a | zero_b))) & !int_times_inf;
271
272
273
        assign underflow =
274
           (format = 'FP16)?
275
               (~ovf_ab&ovf_biased)|
276
                [\operatorname{result\_tmp}] ('FP16SW+'FP16EW-1:'FP16SW]) &
               !(ovf_ab&ovf_biased|ovf_postnorm) &
277
               !overflow&!invalid |(zero_a | zero_b) &
!(nan_a|nan_b|inf_a|inf_b) :
278
279
           (format = 'FP32)?
280
               (~ovf_ab&ovf_biased)|
(~|result_tmp['FP32SW+'FP32EW-1:'FP32SW]) &
281
282
283
               !(ovf_ab&ovf_biased|ovf_postnorm) &
               ! overflow \&! invalid | (zero_a | zero_b) \&
284
285
               !(nan_a|nan_b|inf_a|inf_b) :
           (\text{format} = FP\overline{6}4)?
286
287
               (ovf_ab&ovf_biased)|
               (~|result_tmp['FP64SW+'FP64EW-1:'FP64SW]) &
!(ovf_ab&ovf_biased|ovf_postnorm) &
288
289
290
               !overflow&!invalid | (zero_a | zero_b) &
291
               !(nan_a|nan_b|inf_a|inf_b) : 0;
292
        // If overflow occurs and rounding mode equals round-to zero,
293
294
          result shall be rounded to largest representative number.
        // e.x 01111011111111111.
295
296
        assign overflow tmp =
           (format = FP16)?
297
298
               ((ovf_ab&ovf_biased|ovf_postnorm&!underflow)|
           &result_tmp['FP16SW+'FP16EW-1:'FP16SW]&!underflow)&!invalid :
(format == 'FP32) ?
299
300
           ((ovf_ab&ovf_biased|ovf_postnorm&!underflow)|
&result_tmp['FP32SW+'FP32EW-1:'FP32SW]&!underflow)&!invalid :
(format == 'FP64) ?
301
302
303
304
               ((ovf ab&ovf biased|ovf postnorm&!underflow)|
               &result_tmp['FP64SW+'FP64EW-1:'FP64SW]&!underflow)&!invalid :
305
306
           0:
307
308
        assign overflow = overflow_tmp&!round_to_zero | int_times_inf;
```

309 310 311 // Compute special results. **assign** product_nan = (format == 'FP16) ? 312 313 $\{1'b0, \{FP16EW\{1'b1\}\}, \{(FP16SW-1)\{1'b0\}\}, 1'b1\}$: 314315`'FP32) î (format == $\{1'b0, \{FP32EW\{1'b1\}\}, \{(FP32SW-1)\{1'b0\}\}, 1'b1\}:$ 316 (format = `FP64)317 $\{1'b0, \{FP64EW\{1'b1\}\}, \{(FP64SW-1)\{1'b0\}\}, 1'b1\}$: 318 0. 319 320 321 assign product_zero =
 (format == 'FP16) ? 322{result_tmp['FP16SW+'FP16EW], {('FP16SW+'FP16EW) {1'b0}} : (format == 'FP32) ? 323 324 $\{ result_tmp ['FP32SW+'FP32EW], \{ ('FP32SW+'FP32EW) \{ 1'b0 \} \} :$ 325(format = 'FP64)? 326 $\{\text{result_tmp}[`FP64SW+`FP64EW], \{(`FP64SW+`FP64EW) \{1`b0\}\}\}$: 327 328 0: 329 assign product_overflow =
 (format == 'FP16) ? 330 331{result_tmp['FP16SW+'FP16EW], 332 ${^{FP16EW}{1'b1}}, {(FP16SW){1'b0}} : (format = FP32)?$ 333334{result_tmp['FP32SW+'FP32EW] 335 $\{ FP32EW\{1'b1\} \}, \{ (FP32SW)\{1'b0\} \}: (format = FP64) ?$ 336 337 {result_tmp['FP64SW+'FP64EW] 338 $\{FP64EW\{1'b1\}\}, \{(FP64SW)\{1'b0\}\}\}$: 339 340 0; 341**assign** product_large = (format == 'FP16) ? 342343 {result_tmp['FP16SW+'FP16EW] 344345 $\{(\text{'FP16EW}-1)\{1, b1\}\}, 1, b0, \{(\text{'FP16SW})\{1, b1\}\}\} :$ 346(format = `FP32) ? 347 {result_tmp['FP32SW+'FP32EW] $((FP32\overline{E}W-1)\{1'b1\}\}, 1'b0, \{(FP32SW)\{1'b1\}\}$: 348 (format = 'FP64')? 349{result tmp['FP64SW+'FP64EW] 350 $\{(FP64\overline{E}W-1)\{1'b1\}\}, 1'b0, \{(FP64SW)\{1'b1\}\}\}$: 3513520: 353**assign** product min = (format = 'FP16) ? 354355 $\{\text{result_tmp}[`FP16SW+`FP16EW]\}$ 356 $\left\{ \left({}^{\circ} FP16\overline{E}W - 1 \right) \left\{ 1 \, {}^{\circ} b0 \right\} \right\}, \ 1 \, {}^{\circ} b1 \, , \ \left\{ \left({}^{\circ} FP16SW \right) \left\{ 1 \, {}^{\circ} b0 \right\} \right\} \ : \$ 357 (format = 'FP32)? 358 {result_tmp['FP32SW+'FP32EW] 359 $(FP32\overline{E}W-1) \{1'b0\} \}, 1'b1, \{ (FP32SW) \{1'b0\} \}$: 360 (format = 'FP64)? 361 $\{ result_tmp['FP64SW+'FP64EW] ,$ 362 $(FP64\overline{E}W-1){1'b0}, 1'b1, {(FP64SW){1'b0}} :$ 363 0; 364 365 366 // Final product decided by exceptions. 367 assign result =368 invalid ? product_nan : overflow ? product_overflow : underflow ? product_zero : 369 370

```
371 round_to_zero & overflow_tmp & !int_times_inf ? product_large :
372 result_tmp;
373
374 assign exceps[0] = invalid;
375 assign exceps[1] = inexact;
376 assign exceps[2] = overflow;
377 assign exceps[3] = underflow;
378
379 endmodule // rne64
```

Appendix C

Test Data Generator

```
1
   // Author:
 \mathbf{2}
                         Espen Stenersen.
 3
   // Date:
                         Spring 2008.
 4 /
       Description:
                         Generates FP16, FP32 and FP64 testvectors including
                         "random" special inputs such as infinity x zero,
nans ... Testfiles are written to fp16testfiles.txt,
 5 /
 6 //
 7
                         fp 32 test files. txt and fp 64 test files. txt.
 8
 9
10 #include <stdio.h>
11 #include <stdarg.h>
12 #include <string.h>
13 #include <xlocale.h>
14 #include <stdlib.h>
15 #include <unistd.h>
16
17 #define FP16 0
18 #define FP32 1
19 #define FP64 2
20 #define FP16WIDTH 16;
21 #define FP32WIDTH 32;
22 \#define FP64WIDTH 64;
23 #define FP16EXPONENT 5;
24 #define FP32EXPONENT 8;
25 \#define FP64EXPONENT 11;
26
27 void usage();
28 void generate(int format, int testcases);
29 void generate_nan(int width, int exponent);
30 void generate_zero(int width, int exponent);
31 void generate_infinity(int width, int exponent);
32 void generate_special(int width, int exponent);
33 void generate_random(int width, int exponent);
34
35 FILE *f;
36
37 int main (int argc, char const *argv[])
38 {
39
       int format;
40
       // Initializes the random generator.
41
       \operatorname{srand}(\operatorname{time}(0) * \operatorname{getpid}());
42
43
```

```
44
        if (\operatorname{argc} < 3) usage();
 45
        else
 46
        {
            if ( strcmp("-fp16", argv[1]) == 0 ) format = FP16;
 47
            else if (\operatorname{strcmp}("-fp32", \operatorname{argv}[1]) = 0) format = FP32;
else if (\operatorname{strcmp}("-fp64", \operatorname{argv}[1]) = 0) format = FP64;
 48
 49
 50
            else usage();
 51
            generate(format, atoi(argv[2]));
 52
 53
        }
 54
        return 0;
 55 }
 56
 57 void generate(int format, int testcases)
 58 {
 59
        \quad \mathbf{int} \ i \ = \ 0\,; \quad
        int width = 0;
 60
 61
        int exponent = 0;
        \quad \mathbf{int} \ \mathrm{random} \ = \ 0 \, ;
 62
 63
 64
        switch( format )
 65
        {
 66
            case FP16: width = FP16WIDTH; exponent = FP16EXPONENT; f = fopen
                  ("fp16testcases.txt", "wt"); break;
            case FP32: width = FP32WIDTH; exponent = FP32EXPONENT; f = fopen
 67
            ("fp32testcases.txt", "wt"); break;
case FP64: width = FP64WIDTH; exponent = FP64EXPONENT; f = fopen
 68
                  ("fp64testcases.txt", "wt"); break;
 69
        }
 70
 71
        // Genrates nan x nan.
 72
        generate_nan(width, exponent);
 73
        generate_nan(width, exponent);
 74
 75
        // Generates zero x infinity.
 76
        generate_infinity(width, exponent);
 77
        generate infinity (width, exponent);
 78
 79
        // Generates zero x zero.
 80
        generate_zero(width, exponent);
 81
        generate_zero(width, exponent);
 82
 83
        // Generates zero z infinity.
 84
        generate_zero(width, exponent);
 85
        generate_infinity(width, exponent);
 86
 87
        // Generates infinity x nan.
        generate_infinity(width, exponent);
generate_nan(width, exponent);
 88
 89
 90
 91
        // Generates zero x nan.
 92
        generate_zero(width, exponent);
 93
        generate_nan(width, exponent);
 94
 95
        i = 12;
 96
        while (i < testcases)
97
        {
 98
            random = rand() \% 999;
99
            if (random = 14)
100
            {
101
               generate_special(width, exponent);
102
            }
```

```
103
          else
104
          {
105
             generate_random(width, exponent);
106
          }
107
          i++:
108
109
       fclose (f);
110 }
111
   void generate random(int width, int exponent)
112
113
    {
114
       int j = 0;
115
       int normalized = 0;
       int bit = 0;
116
117
       while (j < width)
118
119
       {
          bit = rand() \% 2;
120
          121
122
123
          {
             124
125
126
          }
127
          else
128
          {
              if (j == exponent)
129
130
             {
131
                 if (normalized < 1)
                    fprintf(f, "\%d", 1);
132
133
                 else
                    fprintf(f, "\%d", bit);
134
             }
135
             else
136
                 fprintf(f, "%d", bit);
137
138
          }
139
          j++;
140
       fprintf(f, "\n");
141
142 }
143
       Generate\ random\ special\ input\ vectos.\ e.x\ zero\ x\ infinity.
144 void generate special (int width, int exponent)
145 {
146
       int random = rand() \% 6;
147
148
       // Genrates nan x nan.
149
       if (random = 0)
150
       {
          generate_nan(width, exponent);
151
152
          generate nan (width, exponent);
       }
153
154
       // Generates zero x infinity.
       else if (random == 1)
155
156
       {
          generate_infinity(width, exponent);
generate_infinity(width, exponent);
157
158
159
       }
160
       // Generates zero x zero.
       else if (random == 2)
161
162
       {
163
          generate_zero(width, exponent);
          generate\_zero(width, exponent);
164
```

```
165
      }
       // Generates zero z infinity.
166
167
      else if (random == 3)
168
      {
169
          generate_zero(width, exponent);
170
          generate_infinity(width, exponent);
171
      }
      // Generates infinity x nan.
172
173
      else if (random == 4)
174
      {
          generate_infinity(width, exponent);
175
176
          generate nan(width, exponent);
177
      }
       // Generates zero x nan.
178
179
      else if (random = 5)
180
      {
          generate_zero(width, exponent);
181
          generate nan(width, exponent);
182
183
      }
184 }
185
186 // Generate NaN vectors.
187 void generate nan(int width, int exponent)
188 \{
189
      int i = 0;
      int bit = rand() % 2;
while (i < width)
190
191
192
      {
          193
194
195
          else if (i < width - 1) fprintf(f, "%d", 0);
196
          else fprintf(f, "%d", 1);
197
          i + +:
198
      }
       fprintf(f, "\n");
199
200 }
201
202 // Generate zero vectors.
203 void generate zero(int width, int exponent)
204 {
205
      int i = 0;
206
      int bit = rand() \% 2;
      while (i < width)
207
208
      {
          209
210
211
          i++;
212
      ł
      fprintf(f, "\backslash n");
213
214 }
215
216 \ // \ Generate \ infinity \ vectors.
217 void generate_infinity(int width, int exponent)
218 {
219
      int i = 0;
      int bit = rand() % 2;
220
221
      while (i < width)
222
      {
          if (i < 1) fprintf(f, "%d", bit);
223
224
          else if (i < exponent + 1) fprintf(f, "%d", 1);
225
          else fprintf(f, "%d", 0);
226
          i++;
```

227} 228 $fprintf(f, "\n");$ 229 } 230 $231 \ // \ Prints \ user \ info$. 232 void usage() 233 { $printf("\nGenerates_normalized_IEEE_conforming_testvectors_of_$ 234desired_format. $\n"$); desired_format.\n"); printf("\nUsage:_generatetestvectors_<format>_<number_of_testcases >\n"); printf("_______fp16:_16-bit_floating-point_vectors.\n"); printf("______fp32:_32-bit_floating-point_vectors.\n"); printf("______fp64:_64-bit_floating-point_vectors.\n"); printf("____Ex:_generatetestvectors_-fp16_10000\n\n"); 235236237238239240 $printf("\n");$ 241 }

Appendix D

Simulation Sources

D.1 Vectorized DesignWare floating-point multiplier Source

1	//					
	//	dw vec fp16 mult.v				
	// Author:					
4	// Date	Thu Apr 24 16:40:38 CEST 2008				
5	// Bevision ·	Thu Apr 24 16:40:38 CEST 2008 1.0				
6	// Description :	Vectorized FP16 floating-point multiplier based on				
	// Description:	the DesignWare simulation model.				
	//					
9	/ /					
	'include "defines.v"					
11						
12	2 module dw_vec_fp_mult					
	3 (
14	dw vectors. // Input from testbench					
15	dw mode, // Input from testbench.					
16	dw_mode, // Input from testbench. format, // Input from testbench.					
17						
18		s // Output to testbench.				
19);					
20						
21						
22	,, - ()					
23						
24		dw_mode;				
25		format;				
26						
27	,,					
28	- L					
29	- L] dw_exceptions;				
30						
$\frac{31}{32}$						
	i	fp16_mult0_status;				
$\frac{33}{34}$	i	${fp16_mult1_status;} fp16_mult2_status;$				
$\frac{34}{35}$		fp16 mult3 status;				
- 36 - 36		V+FP16EW:0] fp16 multo z;				
30 37						
38						
00	wite [11105v	[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[[

39	wire	['FP16SW+'FP16EW:0]	fp16 mult3 z;		
40	wire	['FP16SW+'FP16EW:0]	fp16 mult0 a;		
40	wire	['FP16SW+'FP16EW:0]	fp16 multo b;		
42	wire	['FP16SW+'FP16EW:0]	fp16_mult1_a;		
43	wire	['FP16SW+'FP16EW:0]	fp16_mult1_b;		
44	wire	['FP16SW+'FP16EW:0]	$fp16_mult2_a;$		
45	wire	[FP16SW+FP16EW: 0]	$fp16_mult2_b;$		
46	wire	['FP16SW+'FP16EW:0]	fp16_mult3_a;		
47	wire	['FP16SW+'FP16EW:0]	$fp16_mult3_b;$		
48	wire	['FP16SW+'FP16EW:0]	fp16 mult0 z tmp;		
49	wire	['FP16SW+'FP16EW:0]	fp16_mult1_z_tmp;		
50	wire	['FP16SW+'FP16EW:0]	fp16_mult2_z_tmp;		
51		['FP16SW+'FP16EW:0]	fp16 mult3 z tmp;		
52		[······································		
53	wire	[7:0]	fp32 mult0 status;		
54	wire	[7:0]	fp32 mult1 status;		
55	wire	[7:0]	fp32_mult2_status;		
56	wire	[7:0]	fp32_mult3_status;		
50 57	wire	['FP32SW+'FP32EW:0]	fp32_mult0_z;		
58	wire	['FP32SW+'FP32EW:0]	fp32_mult1_z;		
59	wire	['FP32SW+'FP32EW:0]	fp32_mult2_z;		
60	wire	['FP32SW+'FP32EW:0]	fp32_mult3_z;		
61	wire	['FP32SW+'FP32EW:0]	$fp32_mult0_a;$		
62	wire	[FP32SW+FP32EW: 0]	$fp32_mult0_b;$		
63	wire	[FP32SW+FP32EW: 0]	$fp32_mult1_a;$		
64	wire	['FP32SW+'FP32EW:0]	fp32_mult1_b;		
65	wire	['FP32SW+'FP32EW:0]	$fp32_mult2_a;$		
66	wire	['FP32SW+'FP32EW:0]	$fp32_mult2_b;$		
67	wire	['FP32SW+'FP32EW:0]	fp32_mult3_a;		
68	wire	['FP32SW+'FP32EW:0]	fp32_mult3_b;		
69	wire	['FP32SW+'FP32EW:0]	fp32 mult0 z tmp;		
70	wire	['FP32SW+'FP32EW:0]	fp32_mult1_z_tmp;		
71	wire	['FP32SW+'FP32EW:0]	fp32_mult2_z_tmp;		
72	wire	['FP32SW+'FP32EW:0]	fp32_mult3_z_tmp;		
73			1po,		
74	wire	[7:0]	fp64 mult0 status;		
75		[7:0]	fp64 mult1 status;		
76	wire	['FP64SW+'FP64EW:0]	fp64 mult0 z;		
77	wire	['FP64SW+'FP64EW:0]	fp64 mult1 z;		
78	wire	['FP64SW+'FP64EW:0]	fp64 mult0 a;		
78 79	wire	['FP64SW+'FP64EW:0]	fp64 mult0 b;		
			fp64 mult1 a;		
80		['FP64SW+'FP64EW:0]			
81	wire	['FP64SW+'FP64EW:0]	fp64_mult1_b;		
82		['FP64SW+'FP64EW:0]	$fp64_mult0_z_tmp;$		
83	wire	['FP64SW+'FP64EW:0]	$fp64_mult1_z_tmp;$		
84					
85	// re	$g\left(s ight)$			
86					
87					
88	// —				
89	89 // Module instantiation.				
90	90 //				
91	91				
92	92 dw_fp_mult #('FP16SW, 'FP16EW, 1) fp16_mult0				
93					
94					
95					
96					
97					
98					
99);					
100		_mult $\#$ ('FP16SW, 'FP16E	$W, 1) fp16_mult1$		
	_ 1		·		

```
101
        (
102
                       (fp16\_mult1\_a),
            . a
103
            . b
                       (fp16_mult1_b),
104
            .rnd
                       (dw mode),
105
                       (fp16_mult1_z),
            . z
106
            .status
                       (fp16_mult1_status)
107
        );
        \label{eq:constraint} dw_fp\_mult ~\#(`FP16SW', `FP16EW', 1) ~fp16\_mult2
108
109
        (
110
                       (fp16\_mult2\_a),
            . a
111
            . b
                       (fp16\_mult2\_b),
112
            . rnd
                       (dw mode),
                       (fp16\_mult2\_z),
113
            . z
                       (fp16_mult2_status)
114
            .\,status
115
        );
        dw_{fp}mult #(FP16SW, FP16EW, 1) fp16_mult3
116
117
        (
118
                       (fp16_mult3_a),
            . a
                       (fp16\_mult3\_b),
119
            . b
120
            .rnd
                       (dw mode),
121
                       (fp16_mult3_z),
            . z
122
            .\,status
                       (fp16_mult3_status)
123
        );
124
        dw_fp_mult #(FP32SW, FP32EW, 1) fp32_mult0
125
126
        (
127
            . a
                       (fp32_mult0_a),
128
            . b
                       (fp32 mult0 b),
129
                       (dw_mode),
            . rnd
                       (fp32_mult0_z),
130
            . z
                       (fp32_mult0_status)
131
            .status
132
        ):
        dw_{fp}mult #(FP32SW, FP32EW, 1) fp32_mult1
133
134
        (
135
            . a
                       (fp32_mult1_a),
136
            . b
                       (fp32\_mult1\_b),
137
                       (dw mode),
            . rnd
138
            . z
                       (fp32_mult1_z),
139
            .status
                       (fp32_mult1_status)
140
        ):
        dw_{fp}mult #(FP32SW, FP32EW, 1) fp32_mult2
141
142
        (
                       (fp32_mult2_a),
143
            . a
144
            . b
                       (fp32\_mult2\_b),
145
            . rnd
                       (dw_mode),
                       (fp32\_mult2\_z),
146
            . z
147
                       (fp32_mult2_status)
            .status
148
        ):
        dw_{fp}mult #(FP32SW, FP32EW, 1) fp32_mult3
149
150
        (
                       \left( \begin{array}{c} \mathrm{fp32\_mult3\_a} \right), \\ \mathrm{(fp32\_mult3\_b)}, \end{array} \right.
151
            . a
152
            . b
153
            . rnd
                       (dw mode),
                       (fp32\_mult3\_z),
154
            . \mathbf{z}
155
                       (fp32_mult3_status)
            .status
        );
156
157
158
        dw fp mult #('FP64SW, 'FP64EW, 1) fp64 mult0
159
        (
160
            . a
                       (fp64_mult0_a),
161
            . b
                       (fp64\_mult0\_b),
162
            .rnd
                       (dw_mode),
```

```
163
                          (fp64_mult0_z),
              . z
164
                          (fp64_mult0_status)
             .status
165
         );
         dw fp mult #('FP64SW, 'FP64EW, 1) fp64 mult1
166
167
         (
168
                          (fp64_mult1_a),
              . a
169
             . b
                          (fp64_mult1_b),
170
                          (dw_mode),
             . rnd
171
                          (fp64_mult1_z),
             . z
172
                          (fp64_mult1_status)
             .status
173
         );
174
175
176
177
             Input selections.
178
         assign fp16_mult0_a = dw_vectors[1*'FP16W-1:0*'FP16W];
179
180
         assign fp16\_mult0\_b = dw\_vectors[2*'FP16W-1:1*'FP16W];
         assign fp16_mult1_a = dw_vectors[3*'FP16W-1:2*'FP16W];

assign fp16_mult1_b = dw_vectors[4*'FP16W-1:3*'FP16W];

assign fp16_mult2_a = dw_vectors[5*'FP16W-1:4*'FP16W];
181
182
183
184
         assign fp16_mult2_b = dw_vectors[6*'FP16W-1:5*'FP16W];
         assign fp16_mult3_a = dw_vectors [7*'FP16W-1:6*'FP16W]
assign fp16_mult3_b = dw_vectors [8*'FP16W-1:7*'FP16W]
185
186
187
         assign fp32_mult0_a = dw_vectors [1*FP32W-1:0*FP32W]
         assign fp32_mult0_b = dw_vectors[2*'FP32W-1:1*'FP32W]
assign fp32_mult1_a = dw_vectors[3*'FP32W-1:2*'FP32W]
188
189
190
         assign fp32_mult1_b = dw_vectors[4* (FP32W-1:3* (FP32W)]
         assign fp32_mult2_a = dw_vectors [5*'FP32W-1:4*'FP32W];
assign fp32_mult2_b = dw_vectors [6*'FP32W-1:5*'FP32W];
191
192
         assign fp32 mult3 a = dw vectors [7*FP32W-1:6*FP32W];
193
         assign fp32_mult3_b = dw_vectors[8*'FP32W-1:7*'FP32W]
assign fp64_mult0_a = dw_vectors[1*'FP64W-1:0*'FP64W]
194
195
         assign fp64_mult0_b = dw_vectors[2*'FP64W-1:1*'FP64W];
196
         assign fp64_mult1_a = dw_vectors[3*'FP64W-1:2*'FP64W];
assign fp64_mult1_b = dw_vectors[4*'FP64W-1:3*'FP64W];
197
198
199
200
201
202
             Set \ exceptions .
203
204
205
206
         // Invalid. dw_status[2].
207
         assign dw_exceptions [0] =
              (format = `FP16)?
208
             fp16_mult0_status[2] :
(format == 'FP32) ?
209
210
             fp32\_mult0\_status[2] :
(format == 'FP64) ?
211
212
             fp64_mult0_status[2] :
213
214
             0;
215
216
         assign dw_exceptions [1] =
217
              (format = 'FP16)
              fp16_mult1_status[2] :
218
              (format = FP32)?
219
             fp32\_mult1\_status[2] :
(format == 'FP64) ?
220
221
222
             fp64_mult1_status[2] :
223
             0;
224
```

D.1. VECTORIZED DESIGNWARE FLOATING-POINT MULTIPLIER SOURCE155

```
225
        assign dw_exceptions [2] =
            (format == 'FP16)
226
            fp16\_mult2\_status[2]
(format == 'FP32) ?
227
228
229
            fp32 mult2 status [2] :
            (format = "FP64)?
230
231
            0 : 0;
232
        assign dw_exceptions[3] = (format == 'FP16) ?
233
234
            fp16_mult3_status[2]
(format == 'FP32) ?
235
236
237
            fp32_mult3_status[2] :
            (format = FP64)
238
239
            0 : 0;
240
241
        // Inexact. dw_status[5].
242
        assign dw_exceptions[4] =
243
            (format = 'FP16)?
            fp16_mult0_status[5]|fp16_mult0_status[3] : (format == 'FP32) ?
244
245
            fp32_mult0_status[5]|fp32_mult0_status[3] :
(format == 'FP64) ?
246
247
248
            fp64\_mult0\_status[5]|fp64\_mult0\_status[3] :
249
            0;
250
251
        assign dw_exceptions [5] =
252
            (format == 'FP16) ?
            fp16_mult1_status[5]|fp16_mult1_status[3] :
(format == 'FP32) ?
253
254
            fp32_mult1_status[5]|fp32_mult1_status[3] :
(format == 'FP64) ?
255
256
            fp64_mult1_status[5]|fp64_mult1_status[3] :
257
258
            0:
259
260
        assign dw_exceptions [6] =
261
            (format == 'FP16) ?
            fp16_mult2_status[5]|fp16_mult2_status[3] :
(format == 'FP32) ?
262
263
            fp32_mult2_status[5]|fp32_mult2_status[3] :
(format == 'FP64) ?
264
265
266
            0 : 0;
267
268
        assign dw_exceptions [7] =
269
            (format = `FP16)
            fp16_mult3_status[5]|fp16_mult3_status[3] :
(format == 'FP32) ?
270
271
            fp32_mult3_status[5]|fp32_mult3_status[3] :
(format == 'FP64) ?
272
273
274
            0 : 0;
275
276
         // Overflow. dw_status[1].
        assign dw_exceptions[8] =
(format == 'FP16) ?
277
278
            fp16\_mult0\_status[1] :
(format == 'FP32) ?
279
280
            fp32_mult0_status[1] :
281
282
            (format = FP64)
283
            fp64_mult0_status[1] :
284
            0;
285
        assign dw_exceptions[9] =
286
```

```
287
            (format = 'FP16)?
            fp16\_mult1\_status[1] :
(format == 'FP32) ?
288
289
            \dot{fp32}_mult1\_status[1] :
(format == 'FP64) ?
290
291
292
            fp64_mult1_status[1] :
293
            0;
294
295
        assign dw_exceptions [10] =
            (format = 'FP16)
296
            fp16\_mult2\_status[1]
(format == 'FP32) ?
297
298
            fp32_mult2_status[1] :
(format == 'FP64) ?
299
300
301
            0 : 0;
302
303
        assign dw_exceptions [11] =
            (format = 'FP16) ?
304
            fp16_mult3_status[1] :
(format == 'FP32) ?
305
306
            fp32_mult3_status[1] :
307
308
            (format = "FP64)?
309
            0 : 0;
310
311
        // Underflow. dw_status[0] |Â dw_status[3] (underflow|denormal).
312
        assign dw_exceptions [12] =
313
            (format = 'FP16)
            fp16\_mult0\_status[0]|fp16\_mult0\_status[3] : (format == 'FP32) ?
314
315
            fp32_mult0_status[0]|fp32_mult0_status[3] :
(format == 'FP64) ?
316
317
318
            fp64\_mult0\_status[0]|fp64\_mult0\_status[3] :
319
            0:
320
321
        assign dw_exceptions [13] =
322
            (format + FP16)
            fp16_mult1_status[0]|fp16_mult1_status[3] :
323
            (format = FP32)?
324
            fp32_mult1_status[0]|fp32_mult1_status[3] :
(format == 'FP64) ?
325
326
            fp64_mult1_status[0]|fp64_mult1_status[3] :
327
328
            0;
329
330
        assign dw_exceptions[14] =
331
            (format = `FP16) ?
            fp16_mult2_status[0]|fp16_mult2_status[3] :
(format == 'FP32) ?
332
333
            fp32_mult2_status[0]|fp32_mult2_status[3] :
(format == 'FP64) ?
334
335
336
            0 : 0;
337
338
        assign dw_exceptions[15] =
            (format = 'FP16) ?
339
            fp16_mult3_status[0]|fp16_mult3_status[3] :
(format = 'FP32) ?
340
341
            fp32_mult3_status[0]|fp32_mult3_status[3] :
(format == 'FP64) ?
342
343
           0 : 0;
344
345
346
        // Flush product to zero if denormal output from dw_dp_mult.
347
        assign fp16_mult0_z_tmp = fp16_mult0_status[3] ?
            {fp16_mult0_z['FP16W-1], fp16_mult0_z['FP16W-2:0]&1'b0} :
348
```

349 $fp16_mult0_z;$ 350351assign fp16_mult1_z_tmp = fp16_mult1_status[3] ? {fp16 mult1 z ['FP16W-1], fp16 mult1 z ['FP16W-2:0]&1'b0} : 352353 fp16 mult1 z; 354355assign fp16 mult2 z tmp = fp16 mult2 status [3] ? $\{ fp16_mult2_z \cite{FP16W-1}, \ fp16_mult2_z \cite{FP16W-2:0}\&1'b0 \} :$ 356 357fp16_mult2_z; 358 assign $fp16_mult3_z_tmp = fp16_mult3_status[3]$? 359{fp16 mult3 z ['FP16W-1], fp16 mult3 z ['FP16W-2:0]&1'b0} : 360 361 $fp16_mult3_z;$ 362363 assign fp32 mult0 z tmp = fp32 mult0 status [3] ? $\{fp32_mult0_z[FP32W-1], fp32_mult0_z[FP32W-2:0]&1'b0\} :$ 364 365 fp32 mult0 z; 366 $assign fp32_mult1_z_tmp = fp32_mult1_status[3] ?$ 367 {fp32 mult1 z ['FP32W-1], fp32 mult1 z ['FP32W-2:0]&1'b0} : 368 369 fp32_mult1_z; 370 371 assign fp32 mult2 z tmp = fp32 mult2 status [3] ? $\{fp32_mult2_z[FP32W-1], fp32_mult2_z[FP32W-2:0]&1'b0\} :$ 372 373 fp32 mult2 z; 374assign fp32_mult3_z_tmp = fp32_mult3_status[3] ? 375 376{fp32 mult3 z['FP32W-1], fp32 mult3 z['FP32W-2:0]&1'b0} : fp32_mult3_z; 377 378 379 assign fp64 mult0 z tmp = fp64 mult0 status [3] ? $\{ fp64_mult0_z \cite{FP64W-1}], \ fp64_mult0_z \cite{FP64W-2:0} \& 1'b0 \} :$ 380 381fp64 mult0 z; 382383 384385fp64_mult1_z; 386 387 388 389 Output mux. 390 391 assign dw_products = (format == 'FP16) ? 392 ${fp16_mult3_z_tmp}, fp16_mult2_z_tmp},$ 393 394{fp32_mult3_z_tmp, fp32_mult2_z_tmp, fp32_mult1_z_tmp, fp32_mult0_z_tmp} : (format == 'FP64) ? 395 396 397

```
398 {fp64\_mult1\_z\_tmp}, fp64\_mult0\_z\_tmp} : 0;
```

```
399 endmodule // dw\_vec\_fp\_mult
```

D.2 Testbench Sources

```
1
   // File .....: vec_fp_mult_tb.v
 \mathbf{2}
3 // Author....: Espen Stenersen
4 // Date.....: Thu Apr 17 13:49:28 CEST 2008
 5 // Revision ...: 1.0
 6 // Description: Testbench for top module vec_fp_mult.
 7 //
 8
9 'include "../ rtl/defines.v"
10
   //`timescale
11
12 'define CLK PERIOD
                            1
13
14 module vec_fp_mult_tb;
15
       'include "../tb/defines_tb.v" 'include "../tb/debug.v"
16
17
18
       parameter W
                                = 'FP16W;
19
20
       parameter SW
                                = 'FP16SW;
      parameter EW
                                = 'FP16EW;
21
       parameter FORMAT
                                = 'FP16;
22
23
       parameter MODE
                                = 'ZERO;
24
       parameter VECTORS
                                = 100000;
25
26
       // wire(s)
       wire ['BUS-1:0]
27
                                 products;
28
       wire [15:0]
                                 exceptions;
29
       wire
                                ready;
30
                                 exceptions_failed;
       wire
31
       wire
                                 products_failed;
32
       wire [3:0]
                                nan, inf, zero;
33
34
       wire ['BUS-1:0]
                                 dw\_products\,;
       wire [15:0]
wire [2*'BUS-1:0]
                                 dw_exceptions;
dw_vectors;
35
36
37
38
       // reg(s)
39
       reg [W-1:0]
                                 testmem [0:VECTORS-1];
       reg ['BUS-1:0]
                                 vectors;
40
41
       reg [W-1:0]
                                A0\,,\ B0\,,\ A1\,,\ B1\,;
      reg [1:0]
reg [1:0]
42
                                format;
43
                                mode;
44
       reg [15:0]
                                 clear;
45
       \mathbf{reg}
                                 start;
46
       \mathbf{reg}
                                 clk;
47
                                reset n;
       reg
48
49
      reg [2:0]
                                dw mode;
50
51
       // Counters.
52
       integer
53
                                i\_vec\,,\ i\_ans\,,\ i\_passed\,,\ i\_failed\,,\ i\_total\,;
54
       integer
                                i\_nan\,,\ i\_zero\,,\ i\_inf\,,\ i\_inf\_times\_zero\,;
55
       integer
                                step, i_ovf, i_unf, i_inv, i_inx;
56
                                i_nan_times_any;
       integer
57
58
59
       // -
```

```
60
         Module instantiation.
 61
 62
        vec_fp_mult DUT
 63
        (
 64
           .start
                                (start),
                                                  // Input. Starts computation.
 65
           .vectors
                                 (vectors),
                                                  // Input. FP vectors.
                                                     Input. Format of vectors.
Input. Rounding mode.
 66
           .format
                                (format),
 67
           . mode
                                (mode),
           .clear
 68
                                (clear),
                                                  // Input. Clears exceptions.
                                                  // Output. Computed products.
// Output. Exceptions raised.
                                (products),
 69
           . products
 70
           .exceptions
                                (exceptions),
           . ready
                                                  // Output. Output ready.
 71
                                (ready),
 72
           .clk
                                (clk),
 73
           .\,reset\_n
                                (reset_n)
 74
       );
 75
 76
       dw_vec_fp_mult_dw_vec_fp_mult
 77
       (
           . dw_vectors
. dw_mode
                                \left( \begin{array}{c} dw\_vectors \end{array} \right), \\ (dw\_mode), \end{array}
                                                      // Input from testbench.
 78
 79
                                                         Input from testbench.
 80
           . format
                                (format),
                                                      // Input from testbench.
                                (dw_products),
(dw_exceptions)
 81
           .\,dw\_products
                                                      // Output to testbench.
 82
                                                      // Output to testbench.
           .dw_{exceptions}
 83
       );
 84
 85
 86
 87
           Initials.
 88
 89
        // Generate stimuli.
 90
 91
        initial begin
 92
 93
 94
               Verbosity levels:
 95
                  0: Only final report.
 96
                  1: Signal events and updates.
 97
                  2: Error messages.
 98
                  3: Elaborated error messages with product vectors,
                      exception vectors and input vectors that caused the
99
100
                      error.
                  4: 1 and 3 combined.
101
102
103
104
           verbosity(3);
105
106
           initialize; // Call to initialize task.
107
108
           @ (posedge clk) // wait cycle.
109
           (posedge clk) // wait cycle.
110
111
           @ (posedge clk) reset_n = 1;

(posedge clk) // wait cycle.
(posedge clk) // wait cycle.

112
113
114
           115
116
                  start = 1;
117
118
119
                  if (format == 'FP16) begin
                      vectors [1*'FP16W-1:0*'FP16W] <= testmem [i_vec + 0];
120
                      vectors [2*'FP16W-1:1*'FP16W] \leq \text{testmem}[i] \text{vec} + 1];
121
```

```
122
                           vectors[3*'FP16W-1:2*'FP16W] \leq testmem[i_vec + 2];
                           vectors [4*'FP16W-1:3*'FP16W] \leq \text{testmem}[i] \text{vec} + 3];
123
                          A0 <= testmem [i_vec + 0];
B0 <= testmem [i_vec + 1];
A1 <= testmem [i_vec + 2];
124
125
126
                          B1 \ll testmem[i]vec + 3];
127
128
                      end
                      else if (format == 'FP32) begin
129
                          vectors [1*'FP32W-1:0*'FP32W] \ <= \ testmem [i\_vec \ + \ 0];
130
                          131
132
133
                          \begin{array}{l} \text{A0} <= \text{testmem} \left[ i\_\text{vec} + 0 \right];\\ \text{B0} <= \text{testmem} \left[ i\_\text{vec} + 1 \right];\\ \text{A1} <= \text{testmem} \left[ i\_\text{vec} + 2 \right];\\ \end{array}
134
135
136
                          B1 \, <= \, testmem \, [\, i\_vec \; + \; 3\,]\,;
137
138
                      end
                      else if (format == 'FP64) begin
139
                          140
141
                          A0 \ <= \ testmem \left[ \ i \_vec \ + \ 0 \ \right];
142
143
                          B0 \ll testmem[i_vec + 1];
                      \mathbf{end}
144
145
                      else begin
146
                          vectors <= 0;
147
                          A0 <= 0;
                          B0 <= 0;
148
149
                          A1 <= 0;
150
                          B1 <= 0;
151
                      \mathbf{end}
                 \mathbf{end}
152
             \mathbf{end}
153
154
                 Empty pipeline.

(posedge clk) // wait cycle.
(posedge clk) // wait cycle.

155
156
157
             start = 0;
158
             @ (posedge clk) // wait cycle.

(posedge clk) // wait cycle.
(posedge clk) // wait cycle.

159
160
161
             print report;
162
             $finish;
163
         \mathbf{end}
164
165
166
             Sequential test logic.
167
             ____
168
         // clock generator.
always #CLK_PERIOD clk = !clk;
169
170
171
172
173
         // Monitor / checker.
174
         always @ (ready) begin
175
             if (reset_n = 0) begin 
i_ans <= 0;
176
177
                 i\_total \ <= \ 0\,;
178
179
             \mathbf{end}
180
181
              // When products and exceptions are ready at output.
             if (ready == 1) begin
182
                  i\_total <= i\_total + 1;
183
```

```
184
                if (format == 'FP64) begin
185
186
                    i\_ans\ <=\ i\_ans\ +\ 4;
187
                \mathbf{end}
188
                else begin
                  i\_ans\ <=\ i\_ans\ +\ 8;
189
190
                \mathbf{end}
191
192
193
                if ((products != dw_products))
                    (exceptions != dw_exceptions)) begin
i_failed = i_failed + 1;
194
195
196
                \mathbf{end}
197
                else begin
                   i_passed = i_passed + 1;
198
199
                \mathbf{end}
200
            \mathbf{end}
201
        end
202
203
204
205
        // Combinaional test logic.
206
207
208
        // Clears exceptions when arised.
209
    /* always @ (ready) begin
210
            if (ready) begin
211
                clear = 'hffff;
212
            end
213
            else if (!ready) begin
214
              clear = 'h0000;
215
            end
216
        end*/
217
218
219
220
        // Produces test statistics.
221
         // Counts infity inputs.
222
        integer i0;
223
        always @ (inf or start) begin
224
            for (i0 = 0; i0 < 4; i0 = i0 + 1) begin
if (inf[i0]\&start) i_inf = i_inf + 1;
225
226
227
            \mathbf{end}
228
        \mathbf{end}
         // Counts zero inputs.
229
230
        integer i1;
        always @ (zero or start) begin
for (i1 = 0; i1 < 4; i1 = i1 + 1) begin
231
232
233
              if (\text{zero}[i1]\&\text{start}) i \text{zero} = i \text{ zero} + 1;
234
            \mathbf{end}
235
        \mathbf{end}
236
        // Counts invalid inputs.
237
        integer i2;
238
        always @ (nan or start) begin
            for (i2 = 0; i2 < 4; i2 = i2 + 1) begin
239
                \mathbf{if} (nan[i2]&start) i nan = i nan + 1;
240
241
            \mathbf{end}
242
        \mathbf{end}
         // Counts infinity times zero inputs.
243
244
        integer i3;
245
        always @ (inf or zero or start) begin
```

```
246
            for (i3 = 0; i3 < 2; i3 = i3 + 2) begin
               if (inf[i3]&zero[i3+1]&start)
247
248
                   i_inf_times_zero = i_inf_times_zero + 1;
249
           end
250
           for (i3 = 0; i3 < 2; i3 = i3 + 2) begin
251
               if (inf[i3+1]&zero[i3]&start)
252
                   i_inf_times_zero = i_inf_times_zero + 1;
253
           end
254
        \mathbf{end}
255
        // Counts invalid times any number (not invalid times invalid).
256
        integer i4;
        always @ (nan or start) begin
257
258
           for (i4 = 0; i4 < 2; i4 = i4 + 1) begin
259
               if (nan[i4]&!nan[i4+1]&start)
260
                   i nan times any = i nan times any + 1;
261
           end
262
        \mathbf{end}
263
        // Counts underflows.
264
        integer o0;
265
        always @ (ready or exceptions) begin
            for (00 = 0; 00 < 4; 00 = 00 + 1) begin
266
267
               if (exceptions [12 + o0]&ready) i_unf = i_unf + 1;
268
           \mathbf{end}
269
        \mathbf{end}
270
           Counts overflows.
271
        integer o1;
272
        always @ (ready or exceptions) begin
273
           for (o1 = 0; o1 < 4; o1 = o1 + 1) begin
274
               if (\text{exceptions}[8 + o1]\&\text{ready}) i_ovf = i_ovf + 1;
275
           end
276
        \mathbf{end}
277
        // Counts inexacts.
278
        integer o2;
        always @ (ready or exceptions) begin
279
280
            for (o2 = 0; o2 < 4; o2 = o2 + 1) begin
               if (\text{exceptions}[4 + o2]\&\text{ready}) i_inx = i_inx + 1;
281
282
           end
        \mathbf{end}
283
284
        // Counts invalids.
285
        integer o3;
286
        always @ (ready or exceptions) begin
287
            for (o3 = 0; o3 < 4; o3 = o3 + 1) begin
               if (\text{exceptions}[0 + o3]\&\text{ready}) i_inv = i_inv + 1;
288
289
           end
290
        \mathbf{end}
291
292
293
294
            Assigns.
295
296
297
        {\bf assign} \ {\rm dw\_vectors} =
            (format = 'FP16) ?
298
            \{\text{testmem} [i\_\text{ans} + 7], \text{testmem} [i\_\text{ans} + 6], \}
299
           testmem [i_ans + 5], testmem [i_ans + 4], testmem [i_ans + 3], testmem [i_ans + 2],
300
301
            testmem[i\_ans + 1], testmem[i\_ans + 0]} :
302
303
            (format = 'FP32)
            \left\{ testmem \left[ i ans + 7 \right], testmem \left[ i ans + 6 \right], \right\}
304
            testmem [i_ans + 5], testmem [i_ans + 4],
305
           testmem [i_ans + 3], testmem [i_ans + 2],
testmem [i_ans + 1], testmem [i_ans + 0]} :
306
307
```

```
308
           (format = 'FP64)?
           testmem[i_ans + 3], testmem[i_ans + 2],
309
310
           testmem[i\_ans + 1], testmem[i\_ans + 0]\} : 0;
311
312
       assign nan[0] = (\&A0[W-2:SW])\&(|A0[SW-1:0]);
313
314
       assign \inf [0] = (\&A0[W-2:SW]) \&(~|A0[SW-1:0]);
       assign zero \begin{bmatrix} 0 \end{bmatrix} = (~ [A0[W-2:SW])\&(~ [A0[SW-1:0]);
315
316
       317
318
319
       assign zero [1] = (~[A1[W-2:SW])\&(~[A1[SW-1:0]);
320
        assign nan[2] = (\&B0[W-2:SW])\&(|B0[SW-1:0]);
321
322
       assign \inf [2] = (\&B0[W-2:SW]) \&(~|B0[SW-1:0]);
       assign zero [2] = (~|B0[W-2:SW]) \& (~|B0[SW-1:0]);
323
324
       assign nan[3] = (\&B1[W-2:SW])\&(|B1[SW-1:0]);
325
       assign \inf [3] = (\&B1[W-2:SW])\&(~|B1[SW-1:0]);
326
327
        assign zero [3] = (~|B1[W-2:SW]) \& (~|B1[SW-1:0]);
328
329
330
331
           Tasks .
332
333
334
335
336
       task initialize;
337
           begin
338
              set mode(MODE); format = FORMAT;
339
              {\rm clk} \; = \; 1; \;\; {\rm reset\_n} \; = \; 0; \;\; {\rm clear} \; = \; 0; \;\; {\rm start} \; = \; 0;
340
              A0 = 0; B0 = \overline{0}; B1 = 0; A1 = 0; vectors = 0;
341
              i_vec = 0; i_ans = 0; i_passed = 0; i_failed = 0; i_nan = 0; i_zero = 0; i_inf = 0; i_inf_times_zero = 0;
342
343
              i\_nan\_times\_any \ = \ 0; \ i\_ovf \ = \ 0; \ i\_unf \ = \ 0; \ i\_inv \ = \ 0;
344
345
              i_i = 0;
346
                / Opens correct testcase readfile.
347
348
               if (format == 'FP16) begin
349
                  step = 4;
                  $readmemb('FP16TESTCASES, testmem);
350
351
              end
352
               else if (format == 'FP32) begin
353
                  step = 4;
354
                  $readmemb('FP32TESTCASES, testmem);
355
              end
               else if (format == 'FP64) begin
356
357
                  step = 2;
                  $readmemb('FP64TESTCASES, testmem);
358
359
              \mathbf{end}
360
               $display("");
361
           end
362
       endtask
363
364
365
        // Sets rounding mode for both floating-point multipliers.
        task set_mode;
366
367
           input [1:0] r_mode;
368
           begin
              case (r_mode)
369
```

```
370
                  'EVEN: begin
                      mode = 'EVEN;
371
                      dw\_mode = `DW\_EVEN;
372
373
                  \mathbf{end}
                  'PINF: begin
374
                      mode = 'PINF;
375
376
                      dw_mode = 'DW_PINF;
377
                  end
378
                  'NINF: begin
                      mode = `NINF;
379
                      dw_mode = 'DW_NINF;
380
381
                  \mathbf{end}
382
                  'ZERO: begin
                      mode = 'ZERO;
383
384
                      dw_mode = 'DW_ZERO;
385
                  end
                  default: begin
386
                      $display("Not_valid_rounding_mode!");
387
388
                      $finish;
389
                  \mathbf{end}
390
               endcase
391
           \mathbf{end}
392
        endtask
393
```

```
394 endmodule // vec_fp_mult_tb
```

```
1 //
 2 // File \dots debug.v
 3 // Author....: Espen Stenersen
4 // Date.....: Sat Apr 26 01:04:00 CEST 2008
 5 // Revision...: 1.0
6 // Description: Tasks for debuging design. Reports errors and signal
 7 //
                         status \ at \ different \ verbosity \ level.
 8 //
 9
10
       reg v1;
11
       reg v2;
12
       \mathbf{reg} \ v3;
13
       reg v4;
14
15
        // Verbosity levels:
16
        // 0: Only final report.
17
       // 0. Only final report.
// 1: Signal events and updates.
// 2: Error messages.
// 3: Elaborated error messages with product vectors, exception
18
19
20
       17
21
                vectors and input vectors that caused the error.
       17
22
            4: 1 and 3 combined.
        17
23
24
       task verbosity;
input [2:0] verbosity;
25
26
27
            begin
28
                case (verbosity)
29
                    0: begin
30
                       v1 = 0; v2 = 0; v3 = 0; v4 = 0;
31
                    \mathbf{end}
                    // Signal updates.
1: begin
32
33
34
                       v1 = 1;
                        print_header;
35
                    end
36
```

```
37
38
                 // Error messages.
39
                 2: begin
40
                     v2 = 1;
41
                 end
42
43
                  // Elaborated messages.
                 3: begin
44
45
                     v3 = 1;
                 \mathbf{end}
46
47
48
                 // Elaborated messages with signal updates.
49
                 4: begin
50
                    v4 = 1;
51
                 end
52
                 default: begin
53
                   v1 = 0; v2 = 0; v3 = 0; v4 = 0;
54
                 end
55
56
              endcase
          \mathbf{end}
57
58
      endtask
59
60
          Prints\ error\ elaborated\ error\ messages.
61
62
63
64
      always @ (ready) begin
65
          if ((v_2|v_3)\&(ready = 1)) begin
              if ((products != dw_products) |
66
67
                 (exceptions != dw exceptions)) begin
68
                 print_error;
             \mathbf{end}
69
70
          \mathbf{end}
      \mathbf{end}
71
72
73
74
75
          Updates the signal status print-out.
76
77
      always @ (reset_n) begin
78
          if (v1 | v4)
              \dot{\mathbf{s}}_{display}("@_\%0d\t\t|\_reset_n\t\t|.\%b", (stime)/2, reset_n);
79
80
      \mathbf{end}
81
      always @ (start) begin
          if (v1 | v4)
82
83
              display("@_\%0d\t\t|_start\t\t\t|_\%b", (time)/2, start);
84
      end
      always @ (ready) begin
85
86
          if (v1)
              \dot{display}("@_\%0d\t\t\t\u), ready\t\t\t\u), (\time)/2, ready);
87
88
          if (v4&ready) print_error;
89
          if (v4&!ready)
              display("@_%0d\t\t\t\c), ready(t\t\t\c), (time)/2, ready);
90
91
      end
      always @ (clear) begin
92
93
          if (v1 | v4)
94
              display("@_\%dttt|_clearttttt|,%b_\%b_\%b_\%b", ($time)/2,
                        clear [15:12], clear [11:8], clear [7:4], clear [3:0]);
95
96
      \mathbf{end}
      always @ (ready) begin
97
          if (ready == 1) begin
98
```

```
99
               if ((v1)&(products != dw_products))
100
                  display("@_%0d t t | _products t t | _ERROR!", ($time)/2);
101
           end
102
       \mathbf{end}
103
       always @ (ready) begin
104
           if (ready == 1) begin
105
               if ((v1)&(exceptions != dw exceptions))
                  display("@_%0d t t | cxceptions t t | cRROR!", (time)/2);
106
107
           end
108
       end
       always @ (format) begin
109
110
           if (v1|v4) begin
111
               case (format)
112
                  'FP16: begin
                      $display("@_%0d\t\t|_format\t\t|_16-bit_floating-point_
113
                           (\langle b\%b)",
114
                      ($time) /2, format);
115
                  end
                  'FP32: begin
116
                      $display("@_%0d\t\t|_format\t\t|_32-bit_floating-point_
117
                           (∖'b%b)",
118
                      (\$time)/2, format);
119
                  \mathbf{end}
                  'FP64: begin
120
                      $display("@_%0d\t\t|_format\t\t|_64-bit_floating-point_
121
                          (\langle b\%b)",
122
                      (\$time)/2, format);
123
                  \mathbf{end}
124
               endcase
125
           \mathbf{end}
126
       \mathbf{end}
127
       always @ (mode) begin
128
           if (v1|v4) begin
129
               case (mode)
                  'EVEN: begin
130
                      display("@_%0d t t | _mode t t t | _Round-to-nearest_even_
131
                           (∖'b%b)",
132
                      (\$time)/2, mode);
133
                  \mathbf{end}
                  'PINF: begin
134
                      display("@_%0d t t | _mode t t t | _Round-to-positive]
135
                           \inf infinit y (\langle 'b\%b \rangle) 
136
                      (\$time)/2, mode);
137
                  \mathbf{end}
138
                  'NINF: begin
                      \texttt{$display("@_\%0d \ t \ t \ u \ mode \ t \ t \ u \ Round-to-negative_u)}}
139
                           \inf infinity_(\'b\%b)",
140
                      (\$time)/2, mode);
                  \mathbf{end}
141
142
                  'ZERO: begin
                      display("@_%0d t t | _mode t t t | _Round-to_zero_(' b%b)"
143
                      (\$time)/2, mode);
144
                  \mathbf{end}
145
146
               endcase
147
           end
       end
148
149
       always @ (exceptions) begin
           if (v4) begin
150
151
               display("@_\%0d t t | cxceptions t t | \%b_\%b_\%b_\%b'', time/2,
               exceptions [15:12], exceptions [11:8], exceptions [7:4],
152
                    exceptions[3:0]);
```

```
153
              end
154
          end
155
156
157
               Prints error messages.
158
159
160
161
          task print_error;
162
              begin
                   if (i_failed == 1) print_header;
163
164
165
                   if ((products != dw products)) begin
                                                                                                   -");
166
                        $write("----
                        $write("-
167
                                                                                                  ---\n " );
                        display("@_%0d t t | _products t t | _ERROR: _Products_faild."
168
                        time/2;
169
                                                                                                  —");
—∖n");
170
                        $write("-
                        $write("-
171
172
                   \mathbf{end}
173
                   else if ((exceptions != dw_exceptions)) begin
174
                        $write("-
                                                                                                    -");
                        $write("-
                                                                                                  —\ń");
175
                        $display("@_%0d\t\t|_exceptions\t\t|_ERROR:_Exceptions_
176
                             failed.",
177
                        time/2;
178
                        $write("-
                                                                                                    -");
                        $write("-
                                                                                                   -\n " );
179
180
                   \mathbf{end}
                   if (v4) begin
181
                        display("@_%0d t t | _ready t t t | _%b", time/2, ready);
182
                        $write ("_____
183
                                                                                                    -");
                                                                                                    -\n");
                        $write("-
184
185
                   \mathbf{end}
186
                   if ((v3|v4)) begin
187
                        if (format == 'FP64) begin
                            188
189
190
191
192
                             $write("-
                                                                                                         ");
                             $write("-
                                                                                                         -\n " );
193
194
                        \mathbf{end}
195
                        else begin
                            se begin
$display("A0\t\t|_%b", testmem[8*i_total + 0]);
$display("B0\t\t|_%b", testmem[8*i_total + 1]);
$display("A1\t\t|_%b", testmem[8*i_total + 2]);
$display("A1\t\t|_%b", testmem[8*i_total + 2]);
$display("B1\t\t|_%b", testmem[8*i_total + 3]);
$display("C0\t\t|_%b", testmem[8*i_total + 4]);
$display("D0\t\t|_%b", testmem[8*i_total + 5]);
$display("C1\t\t|_%b", testmem[8*i_total + 6]);
$display("D1\t\t|_%b", testmem[8*i_total + 7]);
$
196
197
198
199
200
201
202
203
                                                                                                        -");
-\n");
204
                             $write("-
                             $write("-
205
206
                        end
                   end
207
208
209
                   display("DUT_[127:64] \setminus t | \hat{A} \% b", products[127:64]);
                   display("DUT_[_63:0_] \setminus t | \hat{A} \% b", products[63:0]);
210
                                                                                               -");
                   $write("
211
                   $write("-
                                                                                               -\n");
212
```

```
213
                display("DW_{uu}[127:64] \setminus t | \hat{A}\%b", dw_products[127:64]);
214
                $display("DW<sub>-</sub>[_63:0_]\t|Â%b", dw_products[63:0]);
215
                $write("-
                $write("-
                                                                              -\langle n'' \rangle:
216
                $display("DUT_[15:0]\t|Â%b_%b_%b_%b_%b_(underflow_overflow_
inexact_invalid)",
217
218
                exceptions [15:12], exceptions [11:8], exceptions [7:4],
                    exceptions [3:0]);
                                                                             -");
219
                $write("-
                $write("-
220
                                                                            --\langle n"\rangle;
                \texttt{$display("DW_{[15:0]} | i | Â \%b_\%b_\%b_\%b_\%b_(underflow_overflow_) } 
221
                inexact_invalid)",
dw_exceptions[15:12], dw_exceptions[11:8], dw_exceptions
222
                    [7:4], dw_exceptions[\overline{3}:0]);
                                                                             -");
                $write("-
223
                                                                          -----\n");
224
                $write("-
225
            end
226
        endtask
227
            Prints\ final\ report.
228
229
230
231
        task print_report;
232
            begin
                display("\setminus n \setminus n");
233
                234
235
                $display("\nFINAL_REPORT\n");
236
237
                print format(format);
                print mode(mode);
238
                $display("Input_statistics");
239
240
                                                                            -");
                $write("-
                $write("-
                                                                          ----\n " ) ;
241
                $display("Total_invalid_inputs\t\t:_%0d", i_nan);
242
                $display("Total_zero_inputs\t\t:_%0d", i_zero);
$display("Total_infinity_inputs\t\t:_%0d", i_inf);
243
244
                $display("Total_infinity_times_zero\t:_%0d", i_inf_times_zero
245
                    );
                $display("Total_invalid_times_any_number\t:_%0d",
246
                    i_nan_times_any);
                $write("_____
                                                                            -");
247
248
                                                                            -\n");
                $display("Total_input_vectors\t\t:_%0d", VECTORS);
249
                                                                            -");
250
                $write("-
                $write ( "-----
251
                                                                            -\langle n"\rangle;
                $display("");
252
                $display("Ouput_statistics");
253
                $write("_____
254
                                                                            -");
                $write("-
                                                                            -\n");
255
               $display("Total_overflowed_products\t:_%0d", i_ovf);
$display("Total_underflowed_products\t:_%0d", i_unf);
$display("Total_invalid_products\t\t:_%0d", i_inv);
256
257
258
                $display("Total_inexact_products\t\t:_%0d", i inx);
259
260
                $write("-
                                                                          ___");
                $write("-
261
                                                                            -\n");
262
                if (format == 'FP64) begin
                   // Times two because each product vector consists of // two products
263
264
                    display("Total_products t t t. 2*i_total);
265
                   //$display("Total products passed\t\t: %0d", 2*i_passed);
//$display("Total products failed\t\t: %0d", 2*i_failed);
266
267
268
                   //$write("-
                                                                                   -");
```

```
269
                  //$write("___
                                                                         - (n'');
                 $display("Total_product_vectors\t\t:_%0d", i_total);
270
                 $display("Total_products_vectors_passed\t:_%0d", i_passed)
271
272
                 $display("Total_products_vectors_failed\t:_%0d", i failed)
                     ;
273
              \mathbf{end}
              else begin
274
                 // Times four because each product vector consists of // four products
275
276
                 $display("Total_products\t\t\t:_%0d", 4*i_total);
277
                 //$display("Total products passed\t\t: %0d", 4*i_passed);
//$display("Total products failed\t\t: %0d", 4*i_failed);
278
279
                                                       //$write("___
280
                                                  _____
                  281
                 $display("Total_product_vectors\t\t:_%0d", i_total);
282
                 $display("Total_products_vectors_passed\t:_%0d", i_passed)
283
                 display("Total_products_vectors_failed \t: \%0d", i_failed)
284
285
              \mathbf{end}
                                                                   -");
-\n");
286
              $write("-
287
              $write("----
              display("\backslash n\backslash n");
288
289
              if (i failed > 0) begin
290
                 $display("Test_finished_without_success!");
291
              end
292
              else begin
                 $display("Test_finished_successfully!");
293
294
              \mathbf{end}
295
              $display("");
296
              297
298
          \mathbf{end}
299
       endtask
300
301
302
       task print_header;
303
          begin
304
              $write("=
                                                                     =");
              $write ( "______
305
                                                                     =\n");
              display("Time_(cycle) \setminus t \cup Signal \setminus t \setminus t | \hat{A} Event");
306
307
                                                                    =");
              $write("=====
              $write ( "==
                                                                    =\ń");
308
309
          \mathbf{end}
310
       endtask
311
312
313
          Prints rounding mode.
314
315
316
       task print mode:
317
          input [1:0] mode;
318
          begin
319
              case (mode)
320
                 'EVEN: begin
                    display("Rounding_mode t t t: Round-to-nearest_even n"
321
                         );
322
                 end
323
                 'PINF: begin
324
                    display("Rounding_mode t t t: Round-to-positive]
                         infinity \langle n'' \rangle;
```

```
325
                   \mathbf{end}
                   'NINF: begin
326
                       display("Rounding_mode t t t: Round-to-negative]
327
                            infinity \langle n'' \rangle;
328
                   end
329
                   'ZERO: begin
330
                       display("Rounding_mode t t t : Round-to_zero n");
331
                   \mathbf{end}
332
               endcase
333
           \mathbf{end}
334
        endtask
335
336
            Prints\ data\ format\ tested\,.
337
        /
338
        11
        task print_format;
339
           input [5:0] data_format;
340
341
            begin
                   (data_format = `FP16) begin
342
               i f
                   $display("Data_format(t\t\t._16-bit_floating-point_(FP16)"
343
                        );
344
               \mathbf{end}
               else if (data format == 'FP32) begin
345
                   display("Data_format(t)) = 32-bit_floating-point(FP32)"
346
                        );
347
               \mathbf{end}
               else if (data_format == 'FP64) begin
$display("Data_format\t\t\t:_64-bit_floating-point_(FP64)"
348
349
                        );
350
               \mathbf{end}
351
           \mathbf{end}
352
        endtask
```

D.3 Switching Activity Simulation Source

```
1
   // File .....: vec\_fp\_mult\_stimuli\_tb.v
 \mathbf{2}
 3
  // Author....: Espen Stenersen
 4
      Date .....: Tue Apr 29 14:19:15 CEST 2008
  // Revision ...: 1.0
 \mathbf{5}
 6
  // Description: Generates switching activity information to the
 7
                      synopsys power analasys tools.
 8
9
10
   'include "defines.v"
11
12
13 'timescale 1 \text{ps}/1 \text{ps}
                 CLK PERIOD 5000
14
   'define
15
16
  module vec_fp_mult_stimuli_tb;
17
18
                            FP16STEP = 4;
19
      parameter
20
      parameter
                            FP32STEP = 4;
                            FP64STEP = 2;
21
      parameter
                            FP16VECTORS = 100;
22
      parameter
23
                            FP32VECTORS = 0;
      parameter
24
                            FP64VECTORS = 0;
      parameter
25
26
       // wire(s)
      wire [127:0]
27
                            products;
28
      wire [15:0]
                            exceptions;
29
      wire
                            ready;
30
31
       // reg(s)
32
                            start;
      \mathbf{reg}
33
      reg [127:0]
                            vectors;
      reg [1:0]
34
                            format;
      reg [1:0]
reg [15:0]
35
                            mode;
36
                            clear;
37
                            clk;
      reg
38
      \mathbf{reg}
                            \operatorname{reset}_n;
39
      reg ['FP16W-1:0]
                            fp16testmem [0:FP16VECTORS];
40
      reg ['FP32W-1:0]
41
                            fp32testmem [0:FP32VECTORS];
42
      reg ['FP64W-1:0]
                            fp64testmem [0:FP64VECTORS];
43
44
      integer
                            i vec;
45
46
47
          Module \ instantiation .
48
       vec_fp_mult DUT
49
50
       (
                                          // Input. Starts computation.
// Input. FP vectors to be computed.
51
                        (start),
          .start
52
          .vectors
                         (vectors),
                        (format),
                                           // Input. Format of vectors.
53
          . format
                                           // Input. Rounding mode.
// Input. Clears exceptions.
54
          . mode
                         (mode),
55
          .clear
                         (clear),
                                          // Output. Computed products.
                        (products),
          .products
56
                                          // Output. Exceptions raised.
57
          .exceptions (exceptions),
                                           // Output. Output vector ready.
58
          .ready
                        (ready),
59
          .clk
                        (clk),
```

```
60
                .reset_n
                                     (reset_n)
 61
           ):
 62
 63
           initial begin
 64
                 clk = 1; reset_n = 0; start = 0; vectors = 0; clear = 0;
 65
 66
                 format = 0; mode = 'EVEN;
                 'include "d1_tracefile.v"
 67
                dumpfile("toggle1_200_fp16.vcd");
 68
                $readmemb("fp16testcases.txt", fp16testmem);
$readmemb("fp32testcases.txt", fp32testmem);
$readmemb("fp64testcases.txt", fp64testmem);
 69
 70
 71
 72

(posedge clk) // wait cycle.
(posedge clk) // wait cycle.

 73
 74
 75
                @ (posedge clk) reset_n = 1;

(posedge clk) // wait cycle.
(posedge clk) // wait cycle.

 76
 77
 78
 79
                  / Round-to-nearest even.
                \label{eq:for_constraint} \textbf{for} \hspace{0.1cm} (\hspace{0.1cm} i\_\hspace{0.1cm} \text{vec} \hspace{0.1cm} = \hspace{0.1cm} 0; \hspace{0.1cm} i\_\hspace{0.1cm} \text{vec} \hspace{0.1cm} < \hspace{0.1cm} \text{FP16STEP}) \\ \end{array}
 80
                      begin
                     @ (posedge clk) begin
 81
                          format = 'FP16;
 82
 83
                          start = 1;
                          vectors [1*'FP16W-1:0*'FP16W] \ <= \ fp16testmem [i_vec \ + \ 0];
 84
                          vectors [2*'FP16W-1:1*'FP16W] <= fp16testmem [i_vec + 1];
 85
 86
                           vectors [3*'FP16W-1:2*'FP16W] \leq fp16testmem [i]vec + 2];
                           vectors [4*'FP16W-1:3*'FP16W] \leq fp16testmem[i_vec + 3];
 87
 88
                     end
                \mathbf{end}
 89
                for (i_vec = 0; i_vec < FP32VECTORS; i_vec = i_vec + FP32STEP)</pre>
 90
                       begin
 91
                     @ (posedge clk) begin
                          format = FP32;
 92
 93
                          start = 1;
                          vectors [1*'FP32W-1:0*'FP32W] \leq fp32testmem[i_vec + 0];
 94
                          \begin{array}{l} \operatorname{vectors}\left[2*\operatorname{`FP32W}-1:1*\operatorname{`FP32W}\right] <= \operatorname{fp32testmem}\left[\operatorname{i}\_\operatorname{vec} + 1\right];\\ \operatorname{vectors}\left[3*\operatorname{`FP32W}-1:2*\operatorname{`FP32W}\right] <= \operatorname{fp32testmem}\left[\operatorname{i}\_\operatorname{vec} + 2\right];\\ \operatorname{tr}\left[\operatorname{CP32W}-1:2*\operatorname{`FP32W}\right] <= \operatorname{fp32testmem}\left[\operatorname{i}\_\operatorname{vec} + 2\right];\\ \end{array}
 95
 96
                           vectors [4*'FP32W-1:3*'FP32W] \leq \hat{fp}32testmem [i]vec + 3];
 97
 98
                     end
 99
                end
100
                for (i_vec = 0; i_vec < FP64VECTORS; i_vec = i_vec + FP64STEP)</pre>
                      begin
101
                     @ (posedge clk) begin
                          format = FP64;
102
103
                          start = 1;
                          vectors [1*'FP64W-1:0*'FP64W] <= fp64testmem [i_vec + 0];
vectors [2*'FP64W-1:1*'FP64W] <= fp64testmem [i_vec + 1];
104
105
106
                     end
107
                \mathbf{end}
108
                // Round-to-positive infinity.
                mode = 'PINF;
109
                for (i_vec = FP16VECTORS; i_vec < 2*FP16VECTORS; i_vec = i_vec +
110
                        \overline{\text{FP}16\text{STEP}}) begin
                     @ (posedge clk) begin
111
                          format = FP16;
112
113
                          start = 1;
                          \texttt{vectors}\left[\texttt{1}*`\texttt{FP16W}-\texttt{1}:\texttt{0}*`\texttt{FP16W}\right] \ <= \ \texttt{fp16}\texttt{testmem}\left[\texttt{i\_vec} \ + \ \texttt{0}\right];
114
                          vectors \left[2*'FP16W-1:1*'FP16W\right] \ <= \ fp16testmem \left[i\_vec \ + \ 1\right];
115
                          vectors [3*FP16W-1:2*FP16W] \leq fp16testmem [i vec + 2];
116
                          vectors [4*'FP16W-1:3*'FP16W] \leq fp16testmem [i_vec + 3];
117
```

```
118
                                       end
119
                             \mathbf{end}
                                          (i_vec = FP32VECTORS; i_vec < 2*FP32VECTORS; i_vec = i_vec +
120
                              for
                                             FP32STEP) begin
121
                                       @ (posedge clk) begin
122
                                                format = FP32;
123
                                                start = 1;
                                                vectors[1*'FP32W-1:0*'FP32W] <= fp32testmem[i_vec + 0];
124
125
                                                 \texttt{vectors}\left[2*`\text{FP32W}-1:1*`\text{FP32W}\right] \ <= \ \texttt{fp32testmem}\left[\texttt{i\_vec} \ + \ 1\right];
                                                126
127
128
                                       end
129
                             \mathbf{end}
                                                   \texttt{vec} = \texttt{FP64VECTORS}; \ \texttt{i\_vec} < \texttt{2*FP64VECTORS}; \ \texttt{i\_vec} = \texttt{i\_vec} + \texttt{i\_vec} = \texttt{i\_vec} + \texttt{vec} = \texttt{i\_vec} + \texttt{vec} = \texttt{i\_vec} + \texttt{vec} = \texttt{vec} + \texttt{vec} + \texttt{vec} = \texttt{vec} + \texttt{v
130
                              \mathbf{for}
                                          ( i
                                             FP64STEP) begin
131
                                       @ (posedge clk) begin
132
                                                 format = FP64;
133
                                                start = 1;
                                                134
135
136
                                      \mathbf{end}
137
                             end
                              // Round-to-negative inifity.
138
                             mode = 'NINF;
139
                              for (i_vec = 2*FP16VECTORS; i_vec < 3*FP16VECTORS; i_vec = i_vec
140
                                             + FP16STEP) begin
                                       @ (posedge clk) begin
141
142
                                                format = FP16;
143
                                                start = 1;
                                                vectors [1*'FP16W-1:0*'FP16W] <= fp16testmem [i_vec + 0];
144
                                                \texttt{vectors}\left[2*`\text{FP16W}-1:1*`\text{FP16W}\right] \ <= \ \texttt{fp16}\texttt{testmem}\left[i\_\texttt{vec} \ + \ 1\right];
145
                                                146
147
148
                                      \mathbf{end}
                             end
149
150
                                         (i_vec = 2*FP32VECTORS; i_vec < 3*FP32VECTORS; i_vec = i_vec
                              for
                                             + FP32STEP) begin
151
                                       @ (posedge clk) begin
                                                format = FP32;
152
                                                start = 1;
153
                                                 \label{eq:vectors} \texttt{vectors}\left[\texttt{i}*\texttt{'FP32W}-\texttt{1}\texttt{:}\texttt{0}*\texttt{'FP32W}\right] \ <= \ \texttt{fp32testmem}\left[\texttt{i}\_\texttt{vec} \ + \ \texttt{0}\right];
154
                                                155
156
157
                                                 vectors [4*'FP32W-1:3*'FP32W] \leq fp32testmem [i]vec + 3];
158
                                       \mathbf{end}
159
                             end
                                          (i vec = 2*FP64VECTORS; i vec < 3*FP64VECTORS; i vec = i vec
160
                              for
                                             + FP64STEP) begin
161
                                       @ (posedge clk) begin
                                                format = FP64;
162
163
                                                 start = 1;
                                                 vectors [1*FP64W-1:0*FP64W] \leq fp64testmem[i vec + 0];
164
                                                 vectors [2*'FP64W-1:1*'FP64W] \leq fp64testmem [i]vec + 1];
165
166
                                       end
167
                             \mathbf{end}
                              // Round-to zero.
168
                             mode = 'ZERO;
169
                              for (i vec = 3*FP16VECTORS; i vec < 4*FP16VECTORS; i vec = i vec
170
                                             + FP16STEP) begin
171
                                       @ (posedge clk) begin
                                                format = 'FP16;
172
                                                start = 1;
173
```

```
174
                        vectors [1*'FP16W-1:0*'FP16W] \leq fp16testmem[i_vec + 0];
                       vectors [2*'FP16W-1:1*'FP16W] \ <= \ fp16testmem [i vec \ + \ 1];
175
                        \begin{array}{l} \text{vectors} \left[3*\text{'FP16W}-1:2*\text{'FP16W}\right] <= \text{fp16testmem} \left[i\_\text{vec}+2\right];\\ \text{vectors} \left[4*\text{'FP16W}-1:3*\text{'FP16W}\right] <= \text{fp16testmem} \left[i\_\text{vec}+3\right]; \end{array} 
176
177
178
                  end
179
              \mathbf{end}
180
              for (i vec = 3*FP32VECTORS; i vec < 4*FP32VECTORS; i vec = i vec
                      + FP32STEP) begin
181
                   @ (posedge clk) begin
                       format = FP32;
182
                       start = 1;
183
                       vectors [1*'FP32W-1:0*'FP32W] \leq fp32testmem[i vec + 0];
184
                        \begin{array}{l} \text{vectors} \left[2*\text{`FP32W}-1\text{:}1*\text{`FP32W}\right] <= \text{fp32testmem} \left[\text{i}\_\text{vec} + 1\right]; \\ \text{vectors} \left[3*\text{`FP32W}-1\text{:}2*\text{`FP32W}\right] <= \text{fp32testmem} \left[\text{i}\_\text{vec} + 2\right]; \end{array} 
185
186
187
                        vectors [4*'FP32W-1:3*'FP32W] \leq fp32testmem [i] vec + 3];
188
                   end
189
              end
              for (i vec = 3*FP64VECTORS; i vec < 4*FP64VECTORS; i vec = i vec
190
                      + FP64STEP) begin
191
                   @ (posedge clk) begin
                       format = '\dot{FP64};
192
193
                       start = 1;
194
                       vectors [1*'FP64W-1:0*'FP64W] \leq fp64testmem [i vec + 0];
                       vectors [2*'FP64W-1:1*'FP64W] \leq \hat{fp}64testmem[i]vec + 1];
195
                  end
196
197
              \mathbf{end}
198
               // Empty pipeline.

(posedge clk) // wait cycle.
(posedge clk) // wait cycle.

199
200
201
              start = 0;

(posedge clk) // wait cycle.
(posedge clk) // wait cycle.
(posedge clk) // wait cycle.

202
203
204
205
              $finish;
206
         end
207
208
          // Toggles clearing of exceptions.
209
          always @ (ready) begin
210
              if (ready == 1) begin
211
                  212
              end
213
              else begin
                  214
215
              end
216
         \mathbf{end}
217
218
         // clock generator.
always #('CLK_PERIOD/2) clk = !clk;
219
220
221
222 endmodule // vec_fp_mult_stimuli_tb
```