FPGA implementation of an efficient high-speed DVB-S2X block-interleaver
Master thesis
Permanent lenke
http://hdl.handle.net/11250/2562787Utgivelsesdato
2018Metadata
Vis full innførselSamlinger
Sammendrag
In this Master's Thesis a new DVB-S2X block-interleaver is presented that uses only one block of memory.