mt48lc16m16a2tg7e.h File Reference


Detailed Description

MT48LC16M16A2TG-7E SDRAM driver for AVR32 UC3 SDRAMC on EBI.

Note:
The values defined in this file are device-specific. See the device datasheet for further information.

Author:
Atmel Corporation: http://www.atmel.com
Support and FAQ: http://support.atmel.no/

Definition in file mt48lc16m16a2tg7e.h.

Go to the source code of this file.

Defines

#define SDRAM_BANK_BITS   2
 The number of bank bits for this SDRAM (1 or 2).
#define SDRAM_CAS   2
 The minimal column address select (READ) latency for this SDRAM (1 to 3 SDRAM cycles).
#define SDRAM_COL_BITS   9
 The number of column bits for this SDRAM (8 to 11).
#define SDRAM_INIT_AUTO_REFRESH_COUNT   2
 The minimal number of AUTO REFRESH commands required during initialization for this SDRAM.
#define SDRAM_ROW_BITS   13
 The number of row bits for this SDRAM (11 to 13).
#define SDRAM_STABLE_CLOCK_INIT_DELAY   100
 The minimal stable-clock initialization delay for this SDRAM.
#define SDRAM_TMRD   2
 The minimal mode register delay time for this SDRAM.
#define SDRAM_TR   7812
 The maximal refresh time for this SDRAM (0 to 4095 SDRAM cycles).
#define SDRAM_TRAS   37
 The minimal row address select time for this SDRAM (0 to 15 SDRAM cycles).
#define SDRAM_TRC   60
 The minimal row cycle time for this SDRAM (0 to 15 SDRAM cycles).
#define SDRAM_TRCD   15
 The minimal row to column delay time for this SDRAM (0 to 15 SDRAM cycles).
#define SDRAM_TRFC   66
 The minimal refresh cycle time for this SDRAM.
#define SDRAM_TRP   15
 The minimal row precharge time for this SDRAM (0 to 15 SDRAM cycles).
#define SDRAM_TWR   14
 The minimal write recovery time for this SDRAM (0 to 15 SDRAM cycles).
#define SDRAM_TXSR   67
 The minimal exit self refresh time for this SDRAM (0 to 15 SDRAM cycles).


Define Documentation

#define SDRAM_BANK_BITS   2

The number of bank bits for this SDRAM (1 or 2).

Definition at line 54 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_CAS   2

The minimal column address select (READ) latency for this SDRAM (1 to 3 SDRAM cycles).

Unit: tCK (SDRAM cycle period).

Definition at line 64 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_COL_BITS   9

The number of column bits for this SDRAM (8 to 11).

Definition at line 60 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_INIT_AUTO_REFRESH_COUNT   2

The minimal number of AUTO REFRESH commands required during initialization for this SDRAM.

Definition at line 115 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_ROW_BITS   13

The number of row bits for this SDRAM (11 to 13).

Definition at line 57 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_STABLE_CLOCK_INIT_DELAY   100

The minimal stable-clock initialization delay for this SDRAM.

Unit: us.

Definition at line 112 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TMRD   2

The minimal mode register delay time for this SDRAM.

LOAD MODE REGISTER command to ACTIVE or REFRESH command delay. Unit: tCK (SDRAM cycle period).

Definition at line 108 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TR   7812

The maximal refresh time for this SDRAM (0 to 4095 SDRAM cycles).

Refresh period. Unit: ns.

Definition at line 98 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TRAS   37

The minimal row address select time for this SDRAM (0 to 15 SDRAM cycles).

ACTIVE-to-PRECHARGE command delay. Unit: ns.

Definition at line 88 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TRC   60

The minimal row cycle time for this SDRAM (0 to 15 SDRAM cycles).

ACTIVE-to-ACTIVE command delay. Unit: ns.

Definition at line 73 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TRCD   15

The minimal row to column delay time for this SDRAM (0 to 15 SDRAM cycles).

ACTIVE-to-READ/WRITE command delay. Unit: ns.

Definition at line 83 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TRFC   66

The minimal refresh cycle time for this SDRAM.

AUTO REFRESH command period. Unit: ns.

Definition at line 103 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TRP   15

The minimal row precharge time for this SDRAM (0 to 15 SDRAM cycles).

PRECHARGE command period. Unit: ns.

Definition at line 78 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TWR   14

The minimal write recovery time for this SDRAM (0 to 15 SDRAM cycles).

Unit: ns.

Definition at line 68 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().

#define SDRAM_TXSR   67

The minimal exit self refresh time for this SDRAM (0 to 15 SDRAM cycles).

Exit SELF REFRESH to ACTIVE command delay. Unit: ns.

Definition at line 93 of file mt48lc16m16a2tg7e.h.

Referenced by sdramc_init().


Generated on Fri Feb 19 02:23:52 2010 for AVR32 - MT48LC16M16A2TG-7E SDRAM Driver by  doxygen 1.5.5