toplevel Project Status (05/09/2012 - 11:07:54) | |||
Project File: | EMB.xise | Parser Errors: | |
Module Name: | cpu | Implementation State: | Programming File Not Generated |
Target Device: | xc3s500e-5pq208 |
|
|
Product Version: | ISE 13.4 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | ||||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
CPLD Fitter Report (Text) | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
ISIM Simulator Log | Out of Date | ma 7. mai 23:49:45 2012 | |
WebTalk Report | Current | on 9. mai 11:07:41 2012 | |
WebTalk Log File | Current | on 9. mai 11:07:53 2012 |