



Norwegian University of  
Science and Technology

# FPGA realization of a public key block cipher

**Stig Fjellskaalnes**

Master of Science in Computer Science

Submission date: June 2009

Supervisor: Danilo Gligoroski, ITEM

Co-supervisor: Mohamed El-Hadedy, ITEM



# Problem Description

Recently, a new public key algorithm have been proposed by Gligoroski, Markovski and Knapskog. The algorithm belongs to the class of public keys algorithms realized by multivariate quadratic equations. The authors found out a new class of quasigroups that have special form when expressed as Boolean functions. The quasigroups are multivariate quadratic.

One important characteristic for this new public key algorithm is that it is very fast. Realized in software it can produce digital signatures around 300 times faster than RSA (1024 bit public key length). However, in hardware the algorithm can achieve speeds equivalent to symmetric key primitives both in signature generation and in its verification. That means the algorithm realized in hardware can be 1,000 to 10,000 times faster than corresponding public key algorithms (RSA, Diffie Helman or Elliptic Curve algorithms) realized also in hardware.

The student will have a task to write a VHDL code and to realize the algorithm in FPGA, both encryption and decryption. The realization will use variable public and private keys stored in RAM, not fixed keys stored in ROM blocks.

Assignment given: 15. January 2009

Supervisor: Danilo Gligoroski, ITEM



## **Abstract**

This report will cover the physical realization of a public key algorithm based on multivariate quadratic quasigroups. The intention is that this implementation will use real keys and data. Efforts are also taken in order to reduce area cost as much as possible. The solution will be described and analyzed. This will show whether the measures were successful or not.



# Contents

<b>1</b>	<b>Introduction</b>	<b>9</b>
<b>2</b>	<b>Theory</b>	<b>11</b>
2.1	MQQ in general . . . . .	11
2.2	Logic optimization through minimization . . . . .	11
2.2.1	Minimization with Karnaugh maps . . . . .	13
2.2.2	ESPRESSO-II minimization algorithm . . . . .	13
<b>3</b>	<b>Hardware implementation of MQQ</b>	<b>17</b>
3.1	Hardware implementations in general . . . . .	17
3.2	The actual implementation . . . . .	18
3.2.1	Encryption . . . . .	18
3.2.2	Decryption . . . . .	23
3.3	Data and keys . . . . .	28
3.4	Optimizing the stored fixed values . . . . .	28
<b>4</b>	<b>Results</b>	<b>31</b>
4.1	Synthesis . . . . .	31
4.2	Verification of functionality through simulation . . . . .	31
4.2.1	Encryption . . . . .	31
4.2.2	Decryption . . . . .	33
<b>5</b>	<b>Discussion and conclusion</b>	<b>39</b>
5.1	Discussion . . . . .	39
5.1.1	Synthesis . . . . .	39
5.1.2	Design behaviour simulation and verification . . . . .	40
5.2	Conclusion . . . . .	40
5.3	Future work . . . . .	40
5.4	Contributors . . . . .	40
<b>6</b>	<b>Abbreviations</b>	<b>41</b>
<b>A</b>	<b>VHDL source code</b>	<b>45</b>
A.1	Encryption . . . . .	45
A.2	Decryption . . . . .	53
<b>B</b>	<b>Espresso minimization</b>	<b>67</b>
<b>C</b>	<b>Synthesis report from Decryption</b>	<b>69</b>





# List of Figures

2.1	Karnaugh diagram with reduction . . . . .	14
3.1	Encryption top level . . . . .	18
3.2	Encryption state diagram . . . . .	19
3.3	Expander internal architecture . . . . .	21
3.4	Expander state diagram . . . . .	21
3.5	Public Matrix internal architecture . . . . .	22
3.6	Public Matrix state diagram . . . . .	23
3.7	Decryption internal architecture . . . . .	24
3.8	Decryption top level state diagram . . . . .	24
3.9	Private Matrix internal architecture . . . . .	25
3.10	Private Matrix state diagram . . . . .	25
3.11	Dobbertin internal architecture . . . . .	27
3.12	Sequencer internal architecture . . . . .	27
3.13	Sequencer state diagram . . . . .	28
3.14	Master Read Only Memory (ROM) internal architecture . . . . .	29
4.1	Encryption counter synchronization . . . . .	32
4.2	Encryption top module missing state . . . . .	32
4.3	Expander behaviour . . . . .	33
4.4	Public matrix calculation . . . . .	34
4.5	Public matrix bit-by-bit XOR . . . . .	34
4.6	Simulation of startup . . . . .	35
4.7	Stored private key as a function . . . . .	35
4.8	XOR procedure . . . . .	35
4.9	Dobbertin calculation . . . . .	36
4.10	Sequencer startup . . . . .	36
4.11	Master ROM calculation . . . . .	37



# List of Tables

2.1	Key generation algorithm . . . . .	12
2.2	Encryption in Multivariate Quadratic Quasigroups (MQQ) . . . . .	12
2.3	MQQ public key for 160 bit MQQ . . . . .	12
2.4	Decryption procedure . . . . .	13
2.5	Truth table . . . . .	14
2.6	ESPRESSO-II minimization algorithm . . . . .	15
3.1	Expansion . . . . .	20
3.2	Espresso input file format . . . . .	29
4.1	Synthesis results of the MQQ decryption procedure . . . . .	31
4.2	Synthesis results of the MQQ encryption procedure . . . . .	32



# Chapter 1

## Introduction

This thesis will cover an attempt to realize a fairly new public key algorithm on an Field-programmable Gate Array (FPGA), the MQQ algorithm. Previous attempts of implementing this algorithm has shown that the area consumption of this design is enormous, and must be reduced in order to implement this algorithm in hardware in a practical manner. There are optimization techniques that can, in theory, be used to store the information more efficient than storing it directly, which will be investigated.

In order to compare the results of the optimization, the decryption design from the TTM4530 report [8] written by the same author of this master thesis will be used as a reference.



# Chapter 2

## Theory

In this chapter the theoretical background for the techniques used in the implementation will be presented.

### 2.1 MQQ in general

MQQ is, compared to Rivest-Shamir-Adleman (RSA), Diffie-Hellman (DH) and Elliptic curve cryptography (ECC), a new type of public key algorithm. Calculations of encryption and decryption are done with logic operations such as *AND* and *XOR* between the actual data and the public and private keys. This is a high contrast to traditional public key algorithms, where encryption and decryption is done by using more complex mathematical operation. In RSA [1], encryption of a message is done the following way,  $c = m^e \pmod{n}$ , where  $c$  is the encrypted message,  $m$  is the original message,  $(n, e)$  is the public key. Encryption is done the same way,  $m = c^d \pmod{n}$ ,  $d$  being the private key exponent. The MQQ public key consists of boolean values arranged in a  $n \times n$  matrix generated randomly. The MQQ private key is derived from the output of the public key. It follows the following procedure, given in table 2.1.

The MQQ encryption is performed with an expansion of the input data. Then each term is anded with the respective term from the private key. The number of bits determines the number of equations that are to be performed. More bits mean more equations. With 160 bits input data, there will be 160 equations, and each equations have 12881 terms. The result of this operation is joined in a resultant vector, which will be the encrypted data, as shown in table 2.1. This is more thouroughly described in the implementation of the encryption scheme. '+' is here an *XOR*, and multiplication. Basically, the encryption can be represented as the equation  $y = \mathbf{P}(x) \equiv y = \mathbf{A} \cdot X$ .

For 160 bit MQQ the public key is defined as a matrix of  $160 \times 12881$  elements, in the form presented in table 2.1.

Decryption is described in table 2.1. The decryption is done in seven stages total where logical operations (*AND*, *XOR*) are done with the input value, and the result is the original data in cleartext.

### 2.2 Logic optimization through minimization

As described, the public and private keys in MQQ are boolean values stored in matrices with considerable size. In earlier impelmentations of the MQQ the keys have been represented as fixed numbers. Logic optimization and minimization methods can be used to reduce the storage needs for these blocks. This report will explore if this is the case with MQQ.

Algorithm for generating Public and private keys for the MQQ scheme
Input: Integer $n$ , where $n = 5k$ and $k \geq 28$
Output: public key P: $n$ multivariate quadratic polynomials $P_i(x_1, \dots, x_n)$ , $i = 1, \dots, n$
<ol style="list-style-type: none"> <li>1. Generate a nonsingular <math>n \times n</math> boolean matrix <math>T</math> (uniformly at random).</li> <li>2. Call the procedure of definition for <math>P'(n) : 0, 1^n \rightarrow 0, 1^n</math> and from there also obtain the quasigroups <math>*_1, \dots, *_8</math></li> <li>3. Compute <math>y = T(P'(T(x)))</math> where <math>x = x_1, \dots, x_n</math></li> <li>4. Output: the public key is <math>y</math> as <math>n</math> multivariate quadratic polynomials <math>P_i(x_1, \dots, x_n)</math>, <math>i = 1, \dots, n</math> and the private key is the tuple <math>T, *_1, \dots, *_8</math></li> </ol>

Table 2.1: Key generation algorithm

MQQ encryption
$a_0^{(1)} + (a_1^{(1)} \times x_1) + (a_2^{(1)} \times x_2) + \dots + (a_{12881}^{(1)} \times x_{159} \times x_{160})$ $a_0^{(2)} + (a_1^{(2)} \times x_1) + (a_2^{(2)} \times x_2) + \dots + (a_{12881}^{(2)} \times x_{159} \times x_{160})$ $a_0^{(3)} + (a_1^{(3)} \times x_1) + (a_2^{(1)} \times x_2) + \dots + (a_{12881}^{(3)} \times x_{159} \times x_{160})$ $\cdot$ $\cdot$ $\cdot$ $a_0^{(160)} + (a_1^{(160)} \times x_1) + (a_2^{(160)} \times x_2) + \dots + (a_{12881}^{(160)} \times x_{159} \times x_{160})$

Table 2.2: Encryption in MQQ

160 bit MQQ public key
$a_0^{(1)} \ a_1^{(1)} \ a_2^{(1)} \ a_3^{(1)} \ a_4^{(1)} \ \dots \ a_{12881}^{(1)}$ $a_0^{(2)} \ a_1^{(2)} \ a_2^{(2)} \ a_3^{(2)} \ a_4^{(2)} \ \dots \ a_{12881}^{(2)}$ $a_0^{(3)} \ a_1^{(3)} \ a_2^{(3)} \ a_3^{(3)} \ a_4^{(3)} \ \dots \ a_{12881}^{(3)}$ $a_0^{(4)} \ a_1^{(4)} \ a_2^{(4)} \ a_3^{(4)} \ a_4^{(4)} \ \dots \ a_{12881}^{(4)}$ $\cdot$ $\cdot$ $\cdot$ $a_0^{(160)} \ a_1^{(160)} \ a_2^{(160)} \ a_3^{(160)} \ a_4^{(160)} \ \dots \ a_{12881}^{(160)}$

Table 2.3: MQQ public key for 160 bit MQQ



Algorithm for decryption/signing with the private key $(T, *_1, \dots, *_8)$
Input: A vector $y = (y_1, \dots, y_n)$
Output: A vector $x = (x_1, \dots, x_n)$ such that $\mathbf{P}(x) = y$
<ol style="list-style-type: none"> <li>1. Set <math>y' = T^{-1}(y)</math></li> <li>2. Set <math>W = (y'_1, y'_2, y'_3, y'_4, y'_5, y'_6, y'_{11}, y'_{16}, y'_{21}, y'_{26}, y'_{31}, y'_{36}, y'_{41}) = \mathbf{Dob}^{-1}(W)</math></li> <li>3. Compute <math>Z = (Z_1, Z_2, Z_3, Z_4, Z_5, Z_6, Z_{11}, Z_{16}, Z_{21}, Z_6, Z_{31}, Z_{36}, Z_{41})</math></li> <li>4. Set <math>y_1 \leftarrow Z_1, y_2 \leftarrow Z_2, y_3 \leftarrow Z_3, y_4 \leftarrow Z_4, y_5 \leftarrow Z_5, y_6 \leftarrow Z_6, y_{11} \leftarrow Z_7, y_{16} \leftarrow Z_8, y_{21} \leftarrow Z_9, y_{26} \leftarrow Z_{10}, y_{31} \leftarrow Z_{11}, y_{36} \leftarrow Z_{12}, y_{41} \leftarrow Z_{13}</math></li> <li>5. Represent <math>y'</math> as <math>y' = Y_1 \dots Y_k</math> where <math>Y_i</math> are vectors of dimension 5</li> <li>6. By using the left parastrophes <math>\setminus_i</math> of the quasigroups <math>*_i, i = 1, \dots, 8</math>, obtain <math>x' = X_1 \dots X_k</math>, such that: <math>X_1 = Y_1, X_2 = X_1 \setminus_1 Y_2, X_3 = X_2 \setminus_2 Y_3</math> and <math>X_i = X_{i-1} \setminus_{3+((i+2) \pmod 6)} Y_i</math></li> <li>7. Compute <math>x = S^{-1}(x')</math></li> </ol>

Table 2.4: Decryption procedure

### 2.2.1 Minimization with Karnaugh maps

Karnaugh maps are widely used when it comes to minimizing and optimizing logical expressions, and to ease the use of boolean algebra. Given the following truth table 2.2.1, this table will be translated to a karnaugh map [5]. The expression can further be reduced, and the result  $Y$  from the truth table can be expressed as the boolean function  $Y = aB + bD + Cd$  (big capitals = negation).

### 2.2.2 ESPRESSO-II minimization algorithm

Since the key size of MQQ for 160 bit is big, there is another, more efficient method for minimizing large matrices of boolean values, by using an algorithm called ESPRESSO. The ESPRESSO-II minimization algorithm has been implemented as a lightweight program. The algorithm is listed in table 2.2.2.

Here follows a brief presentation of the different procedures in ESPRESSO-II minimization algorithm [4]. The algorithm starts with an UNWRAP, which is a preprocessor that has to discover any incoming cube sharing whatever may be present in the incoming data. COMPLEMENT computes R or D if F and R are given as the input. EXPAND replaces the cubes of F by prime implicants and makes sure that coverage is minimal as to single-cube containment. The consequence will be that EXPAND reduces the number of cubes in F. The routine ESSENTIAL\_PRIMES locates the essential primes which must be present in every cover of F. When detected, they are added to the don't-care set D, which prevents the primes from appearing more than one time. This routine is only executed during the first iteration of LOOP1. IRREDUDANT\_COVER sorts the covers of F into totally redundant, relatively essential and partially redundant. All cubes that are totally redundant are discarded, and a minimal subset




Figure 2.1: Karnaugh diagram with reduction

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

Table 2.5: Truth table

```

Begin
 $F \leftarrow UNWRAP(F)$ 
 $R \leftarrow COMPLEMENT(F, D)$ 
 $\phi 1^* \leftarrow \phi 2^* \leftarrow \phi 3^* \leftarrow \phi 4^* \leftarrow COST(F)$ 

LOOP1:  $(\phi, F) \leftarrow EXPAND(F, R)$ 
      if (first - pass)
         $(\phi, F, D, E) \leftarrow ESSENTIAL\_PRIMES(F, D)$ 
      if  $(\phi \equiv \phi 1^*)$  goto OUT
         $\phi 1^* \leftarrow \phi$ 
         $(\phi, F) \leftarrow IRREDUDANT\_COVER(F, D)$ 
      if  $\phi \equiv \phi 2^*$  goto OUT
         $\phi 2^* \leftarrow \phi$ 

LOOP2:  $(\phi, F) \leftarrow REDUCE(F, D)$ 
      if  $\phi \equiv \phi 3^*$  goto OUT
         $\phi 3^* \leftarrow \phi$ 
        goto LOOP1

OUT: if  $(\phi \equiv \phi 4^*)$  goto QUIT
       $(\phi', F) \leftarrow LAST\_GASP(F, D, R)$ 
      if  $(\phi \equiv \phi')$  goto QUIT
         $\phi 1^* \leftarrow \phi 2^* \leftarrow \phi 3^* \leftarrow \phi 4^* \leftarrow \phi'$ 
        goto LOOP2

QUIT:  $F \leftarrow F \cup E$ 
       $D \leftarrow D - E$ 
       $(\phi, F) \leftarrow MAKE\_SPARSE(F, D, R)$ 
return  $(\phi, F)$ 
End

```

Table 2.6: ESPRESSO-II minimization algorithm

of the two other types plus  $D$  will be sufficient to cover all minterms for  $F$ . REDUCE improves the result over the local minimums that IRREDUDANT\_COVER obtains. This is done by taking each cube  $c \in F$  and then reducing it to the smallest cube  $\underline{c}$ . LAST\_GASP is reminiscent of REDUCE, but uses an order independent reduction process. The ESPRESSO-II algorithm finishes with MAKE\_SPARSE. Essential primes are first taken out of the don't-care set  $D$  and put back in the cover  $F$ . Then the procedure considers the number of cubes in the cover as final. It also attempts to reduce the number of literals by "lowering" the outputs and "raising" the inputs. MAKE\_SPARSE also attempts to make the final cover minimal, in a way that no input literal, output literal or product term can be removed while retaining coverage of  $ff$ .

## Chapter 3

# Hardware implementation of MQQ

Since the assignment is to realize the MQQ algorithm in hardware, typically an FPGA, an implementation has been made. This chapter will describe, in detail, a hardware implementation of MQQ written in the hardware description language Very-High-Speed Integrated Circuits (VHSIC) Hardware Description Language (VHDL). Both the encryption and decryption has been implemented. As mentioned earlier, since the implementation is intended for realization, optimization and minimization techniques has been tried in order to reduce area cost on the FPGA. Xilinx ISE 10.1 (with all updates and service packs installed) has been used as the Integrated Development Environment (IDE) for this design. ISE also contains the synthesis tool Xilinx Synthesis Tool (XST), which is necessary in order to prepare the design for upload to FPGA. There exists an earlier hardware implementation of MQQ written by Mohamed El-Hadedy. That implementation was developed with emphasis on speed only, no area reduction efforts were made. In this design, a real private key has been used. But, the public key is a randomly generated key with no relation to the private key, because the real public key was not available. This report has the shortened version of the VHDL source code, the complete source code files are located in the digital attachment.

### 3.1 Hardware implementations in general

In order to fully demonstrate the speed of an algorithm, a hardware implementation is needed. In a software environment a program runs on a microprocessor. There, the speed is dependent on the Central Processing Unit (CPU) utilization. This is not the case with hardware implementations. Since a fixed, physical area is being assigned to the design, the run-time of the algorithm is about the same every time the algorithm is running with little or no deviation in run-time. Hardware implementations are useful because the encryption/decryption, and in many cases, key generation, will use dedicated hardware in its operation. This will increase speed, decrease delay and use of resources. In systems where hardware implementations of a cryptographic algorithm is used, the hardware implementations is referred to as a hardware accelerator. Hardware accelerators are especially useful in embedded systems when processing resources are limited. The procedure of encryption/decryption does not change, only the keys and data to be used. Therefore, in an embedded system it will save time, and probably energy to implement the algorithm in hardware.




Figure 3.1: Encryption top level

## 3.2 The actual implementation

As mentioned earlier, the implementation is written in VHDL. All components, both in encryption and decryption have been implemented as a Mealy type Finite State Machine (FSM), with clocked (synchronous) output. The reset signal is active high (has value '1' when active), and synchronous. This is done because an FSM is convenient in hardware realization, which will help to keep the data flow in order. The reason for keeping most of the design clocked is because when a process is clocked, the registers remember the values to the next clock cycle. In this setting it is important, if the output had been made combinatorial (asynchronous), it had been necessary to set the value of each register in every state, and the probability for latches would have been present (a latch is a register with a value that does not change at any time). "Enable" signals are also used, both `en_in` and `en_out`. The `en_in` signal for each module determines whether the module is active or not. It is implemented because it makes it possible to turn off other modules than those that are active. For instance, if the sequencer module is processing the data, the Dobbertin component is not needed, and `en_in` for Dobbertin can be set to '0'. This means that the Dobbertin module is inactive, which will prevent Dobbertin to send data at the wrong time. And it may also save power. If the Dobbertin module would not have this feature, the module would have been active constantly while the circuit had been working. Enable out (`en_out`) signals for the different sub components are used as hand-shake signal. When a module signalizes that its data is ready for the next module, that module's `en_out` is set to '1'.

### 3.2.1 Encryption

As explained in the theory chapter, the encryption of an input data is calculated as given in table 2.1. Since there are many equations with many terms, the calculation must be split up in more than one stage.

Encryption of MQQ is implemented as the figure 3.1 shows. There are two components, Expander and Public Matrix. Expander expands the input vector from 160 bits to 12881 bits as table 3.2.1 shows, the Public Matrix does the calculation  $y = \mathbf{P}(x) \equiv y = \mathbf{A} \cdot X$ .




Figure 3.2: Encryption state diagram

### Encryption top module

The encryption component is the top level module that controls the data flow, and the state diagram is listed in figure 3.2. The initial state is IDLE, which starts the encryption process by activating the EXPAND module. The top module will stay in EXPAND state until the en\_out flag from expander gets the value '1', then the state machine moves to PUB\_MATR. As with state EXPAND, the top module will stay in PUB\_MATR until the public matrix en\_out flag is set to 1, then the state machine moves back to EXPAND. A common criteria for both PUB\_MATR and EXPAND is that if the ready flag, controlled by public matrix is set to '1', the state machine moves to state RES, which indicates that the encryption is completed. In RES, the state machine moves back to IDLE for new data to be encrypted.

### Expander

This component does the *AND* expansion of the 160 bit input data into 12881 bits. Since 12881 bits will be too much to send to the public matrix at once, the 12881 bits of data is multiplexed into 80 vectors of length 160 bit, and the last 81 bits is sent as a single vector. This demands two output vectors of 160 and 81 bits respectively, as the figure 3.3 shows. There are three states in expander, IDLE, COMB and SEL, as shown in figure 3.4. IDLE is the first state, where the input vector is imported into the module. The signal en\_out is set to '0', indicating that data is not ready to be sent to Public Matrix. After this has been done, expander moves to the COMB state. Here the expansion takes place, from 160 bit to 12881 bits. This is done by doing *AND* operations between the input and a tmp register, which holds the same value as input. The result is stored in the 12881 bit vector. In theory this should be done within one clock cycle. When this is done, the module reaches the SEL stage. Here the output is calculated. An iterator, inc, is used to push 160 bit of data from the 12881 bit vector to be sent to Public Matrix by writing to output\_1. Which 160 bits from the 12881 bit vector to be sent

$$X = \begin{bmatrix} 1 \\ x_1 \\ \cdot \\ \cdot \\ x_n \\ x_1 x_2 \\ x_2 x_3 \\ \cdot \\ \cdot \\ x_{159} x_{160} \\ x_1 x_3 \\ x_2 x_4 \\ \cdot \\ \cdot \\ x_{158} x_{160} \\ \cdot \\ \cdot \\ x_1 x_{159} \\ x_2 x_{160} \\ x_1 x_{160} \end{bmatrix}$$

Table 3.1: Expansion

is determined by the counter, and commented in the source code located in the appendix part of the report (A.2). At the same time the last 81 bit of the 12881 bit vector is also written to the output register output\_2. The flag en\_out is now set to '1', data is ready to be transmitted. The state machine now goes back to IDLE, and this process is repeated, until all data has been sent. When this is complete, the iterator stops.

## Public Matrix

The Public matrix is the component where the encryption calculation is taking place. It is implemented in the way demonstrated in figure 3.5. The state machine is presented in figure 3.6.

Public Matrix has eight states. Idle is the initial state where temporary registers used in the module is set to '0'. Signals such as en\_out, the iterator cnt\_2 and done (the ready bit explained in the top level) is also set to 0 here. IDLE initiates the calculation. MATR\_AND is the state where the data from Expander is *AND*ed with the public key. Public Matrix moves to MATR\_XOR160 where the result from MATR\_AND is *XOR*ed with the previous vector, or stored for next iteration with *AND*. This loop between MATR\_AND, MATR\_XOR160 and SYNC\_160 (the synchronization state for the *XOR*ed vector) will run 80 times since there are 80 vectors of length 160 to be *AND*ed and *XOR*ed. The last 81 bit is *AND*ed with the respective vectors from the public key one time and are awaiting the bit-by-bit *XOR*.

When the MATR\_AND, MATR\_XOR160 and SYNC\_160 loop is finished (iterator cnt will have value 79) the next stage in Public Matrix starts, the bit-by-bit *XOR*, where the result vectors (160 bit and 81 bit) will be *XOR*ed down to one bit only. This is done in states MATR\_XOR1 with the SYNC\_1 as the synchronization state. cnt\_2 is the iterator which keeps track of how many times the iteration has been done. When completed (cnt\_2 gets vale 159), the top module goes to SYNC state, where a last *XOR* is performed, between the 160 bit vectors and the 81 bit vector. The result is written to a resultant vector, which will be the encrypted data. In state SEND, the ready bit is set to '1' to indicate that the data is now ready, and the answer is sent on the output port.






Figure 3.3: Expander internal architecture




Figure 3.4: Expander state diagram




Figure 3.5: Public Matrix internal architecture




Figure 3.6: Public Matrix state diagram

### 3.2.2 Decryption

Decryption is implemented in four modules, Private Matrix T, Dobbertin ROM, Sequencer and Private Matrix S, shown in figure 3.7. The component Decryption is the top module that instantiates the four sub-components. It is also in the decryption procedure the logic optimization and minimization are being used. By that way it is possible to observe whether the area cost for Decryption can be reduced compared to storing the public key as fixed values, using a program that is an implementation of the ESPRESSO-II minimization algorithm presented in the theory chapter. To determine the optimization effect, the design in this assignment will be compared with the design from [8], made by the same author as this report.

The decryption top module has ten states, hence figure 3.8. As with encryption top module, the state machine in decryption controls the sub-components within decryption.

#### Private Matrix

There are two instances of Private Matrix, the T and S matrix. They correspond to the first and the seventh step in the decryption algorithm (2.1) of MQQ. Table 3.9 shows the architecture. Private Matrix T and Private Matrix S are identical, but contains different parts of the private key. One important notice is that the private key now is stored as a function of the global iterator *cnt*, rather than fixed values as done before in [8]. Another modification that has been made is that in the [8] implementation of Public Matrix, there were many 1 bit registers such as *tmp\_xxx*, *xor\_xxx*, *sync\_xor\_xxx* (where *xxx* is a number between 1 and 160). These registers have been replaced with 160 bit registers such as *tmp*, *matr\_xor* and *sync\_xor*.

Private Matrix has five states, IDLE, ANDOP, XORING, SYNC and PUSH, which figure 3.10 shows.

In IDLE, values from the ROMs are written to corresponding signals and *en\_out* is set to '0' (low). When this is done and the control logic has verified the writing to the signal from\_rom, state ANDOP is initiated.




Figure 3.7: Decryption internal architecture




Figure 3.8: Decryption top level state diagram




Figure 3.9: Private Matrix internal architecture




Figure 3.10: Private Matrix state diagram

In ANDOP, the logical *AND* operation is done between the input vector and the corresponding stored vector from the ROM. To illustrate this better, when the counter (cnt) has value 10, the Private Matrix runs at 11th time. In the previous implementation in [8], the signal from `rom_xxx` (xxx is a number between 1 and 160) will have stored the 11th vector from the ROM array. When this is done, ANDOP state is finished, and next state will be XORING. In the current implementation, the signals from `rom_xxx` have been removed completely, the ROM blocks that existed in [8] have now been replaced by signals which hold a function of the global counter.

The bit-by-bit *XOR* operation takes place in the state XORING. This state uses an internal counter, `count_xor` to keep track of how many times the *XOR* operation is done. In [8], a temporary signal, `tmp_xxx` was used to store the temporary value corresponding to the position of the vector and `rom_in_xxx`. The 160 `tmp_xxx` signals have been replaced by a 160 bit vector `tmp`. An *XOR* is then done between the `tmp` (position between 0 and 159) and `and_rom_in_xxx` at position `counter+1`. When the counter reaches 3, the 5 bit result from anding input and the stored ROM vector is bit-by-bit *XOR*ed into a single bit, and the state machine shifts state to SYNC.

A modification from the original design is that a new step is being introduced, a SYNC state. This is to keep synchronization, and to complete the *XOR* step. Here is a description why this step is needed. When the Private Matrix runs for the first time, the `sync_xor_xxx` get the value from the `xor_xxx`, the result after the bit-by-bit *XOR* operation. Again, the `sync_xor_xxx` and `xor_xxx` signals have been replaced by 160 bit vectors `sync_xor` and `matr_xor`, respectively. For the second run and so on, a new *XOR* operation is initiated between the `matr_xor` and the `sync_xor`, the latter signal has the value of the previous *XOR* operation. This is necessary to make sure that the bit-by-bit *XOR* operation runs as many times as it is supposed to. And when this operation is done, `en_out` is set to '1' (high). That means that the value can be written to register `x`, a synchronization register for the *XOR*ed bits.

When the counter reaches value 31, it means that the register `x` contains the result, and the Private Matrix is ready to send the data to Dobbertin\_ROM component. This is done in state PUSH\_OUT.

## Dobbertin ROM

The Dobbertin component (3.11) is an implementation of step 2, 3 and 4 in the decryption algorithm (2.1). Also here, the fixed values stored in a ROM structure have been converted to functions of the 13 bit input vector by using the Espresso application.

## Sequencer

The sequencer (3.12), that corresponds to the fifth and sixth step of the decryption procedure (2.1) is unchanged from [8].

The component sequencer has seven states. Those are IDLE, MUX2\_SEL, SYNC, MUX31\_SEL, SEND\_TO\_MASTER, RECV\_MR and PUSH (ref. figure 3.13).

In the INIT state, the 160bit input signal from the Dobbertin ROM is split up in an array consisting of 32 vector with length of 5 bits. When this is done, current state changes to MUX2\_OUT. Here the first element of the array is being sent through the multiplexer since the selector is set to '0', and becomes the first element in a similar array which will be the result that the sequencer module generates. The first element is written in the output array in state SYNC. The counters are increased by 1, and the state machine shifts to state MUX31\_out. Selector of MUX\_2 is set to '1' because the values that are supposed to go through that MUX will not be the first element. Then the output from MUX\_31 will be the 5 least significant bits




Figure 3.11: Dobbertin internal architecture




Figure 3.12: Sequencer internal architecture




Figure 3.13: Sequencer state diagram

in a 10 bit vector, the most significant bits are the 5 bit vector from MUX\_2. The 10 bit vector is an address, which is the input to the Master\_ROM. After Master\_ROM has done its job, the result will go through MUX\_2 and written on the output register, and also be used as feedback for the new address to be sent into Master\_ROM. This procedure will continue until counter\_2 reaches value 31, which means that all 160 bits are processed by the sequencer and are ready to be written to the output register, and the value is used by Private\_Matrix\_S as input.

### Master ROM

The Master ROM is a subcomponent to the sequencer. Also here, the fixed values stored in ROM blocks in the original implementation have been replaced by functions of the 10 bit input vector. There exists a control ROM, which has  $2^5$  3bit vectors and its function is to be a selector that determines which of the 8 functions to be used. Also the control ROM has been converted to functions of the counter. The control ROM is being controlled by a counter. In this implementation this counter is located in the sequencer(counter\_2), and the value from the counter is one of the input ports. This is shown in figure 3.14.

## 3.3 Data and keys

Though the assignment indicates that real data and keys are to be used, this is not the case. The key generation calculation is complex, so it is uncertain whether the key generation process may practically be implemented in hardware. According to the main supervisor, the keys for the original implementation were generated in Wolfram Mathematica, and the key generation calculation took considerably long time to complete on a modern computer.

## 3.4 Optimizing the stored fixed values

As mentioned several places in this report, efforts have been made to optimize the stored fixed values, in order to reduce area consumption of the implementation. A program that implements






Figure 3.14: Master ROM internal architecture

.i 3	← indicates three input bits		
.o 2	← indicates two output bits		
.ilb A B C	← names the variables in input		
.ob Y Z	← names the variables in output		
.p 8	← number of terms		
000	← input value	output value →	11
001			00
010			10
011			10
100			00
101			01
110		(- means don't care) →	-1
111			-1
.e	← indicator for end of file		

Table 3.2: Espresso input file format

the ESPRESSO-II minimization algorithm [6] has been used to accomplish this task.

To minimize a number of values the following must be done. First, one has to know how many input values to be minimized. For instance, if there are 1024 values to be minimized, each of length 5 bit, then each value must be represented by a unique value between 0 and 1023, 10 bit length and in binary form. There will be ten input functions and five output functions. The input file that the espresso application demands must be arranged in the proper format. An authentic file used in this project is located in the appendix of this report (appendix B). After the program has finished the minimization, an output file with the reduced expression is generated. This file has to be modified into valid VHDL syntax. This can easily be done with an advanced text editor, such as TextPad.

Here follows an explanation on how to arrange the data, in table 3.4.



# Chapter 4

## Results

In this chapter the results of the implementation will be presented. There have been attempts to synthesize both encryption and decryption, which is necessary in order to build a physical realization of this MQQ implementation in VHDL. Simulation of all the modules have also been conducted.

### 4.1 Synthesis

The encryption and decryption procedures have been synthesized against the FPGA meant for the physical realization, the Xilinx Virtex 5 model xc5vlx110t-1-ff1136 (speed grade -1). Table 4.1 shows a brief summary of the synthesis report for decryption. Synthesis of the decryption with fixed values (from [8]) will also be presented, to show if the optimization through minimization has been successful or not. Since the synthesis of the encryption procedure failed, the synthesis results for encryption from [3] will be used due to a lack of synthesis results from this implementation, located in table 4.1. This incident will be analyzed and discussed in the Discussion chapter.

It is important to point out that the earlier encryption implementation from [3] was implemented on four FPGAs, so the content in table 4.1 is for one chip out of four.

### 4.2 Verification of functionality through simulation

Simulation is an important tool to verify that the design acts properly according to the specification made in the source code. The simulation tool used in this assignment is the ModelSim SE 6.3f by Modeltech.

#### 4.2.1 Encryption

The simulation results from Encryption will be presented in this section.

ESPRESSO-II minimization	Slice Registers	LUTs	Frequency
Yes	5,937	9,950	201.045 MHz
No	5,910	7,703	214.000 MHz

Table 4.1: Synthesis results of the MQQ decryption procedure

Slice Registers	LUTs	Frequency
13,137	25,285	276.7 MHz

Table 4.2: Synthesis results of the MQQ encryption procedure

## Encryption top module

Figure 4.1 shows that the encryption top module makes sure that the global counter cnt and the local counter inside Expander increases with an equal number of clock cycles.




Figure 4.1: Encryption counter synchronization

When the public matrix module has completed the encryption, the ready bit is set to high, which should make the top module change state to RES (the state where the result from encryption is ready). But figure 4.2 shows that the RES state is never reached, even when the ready bit gets value '1', as pointed out in the figure. The cause for this problem is unclear, debugging has been conducted in order to locate the problem. However, in the process sync\_run, the controlling process of the Encryption top module, dataout is to be equal to the result vector final\_result, which is the answer from public matrix. By this way, dataout, the output port from Encryption which ultimately holds the answer is set to contain the encrypted data at the right time, which means that by this way, the RES state is not needed, and can be removed from the source code.




Figure 4.2: Encryption top module missing state

## Expander

The simulation verifies (figure 4.3) that the 160 bit input is expanded into 12881 bits in state COMB, marked in yellow. Also, the 160 bit output from the expanded vector is set in state SEL (red mark). The value of the 160 output changes in the next iteration (green mark), as the counter increases by 160. This is the expected behaviour of the expander module.




Figure 4.3: Expander behaviour

## Public Matrix

Figure 4.4 shows that when indata\_1 gets a new vector from Expander in state IDLE, the *AND* operation takes place in the next state, MATR\_AND. One clock cycle later, the 160 bit vector *XOR* operations are performed. When the global counter increases value by 1, the next vector is written from Expander into indata\_1, and the same operation cycle repeats until the global counter reaches 79.

When the last 160 bit vector has been *XOR*ed with the previous 79 vectors, the Public matrix enters the bit-by-bit *XOR* procedure, in order to finish off the encryption calculation. Figure 4.5 shows that this process starts when the requirements for entering this phase are fulfilled.

### 4.2.2 Decryption

Here, the verification for Decryption through simulation is being presented.

#### Decryption top module

First, it is necessary to verify that all signals initially are set to '0' when reset is active. As the figure 4.6 indicates, this is the case. There is also possible to see that the decryption circuit goes active when en\_in is set to '1'.

#### Private matrix

The output from the stored values depend on the counter cnt. Figure 4.7 shows that it takes six clock cycles before the value from storage is calculated from the cnt value.

The *XOR* operations seem to work as intended (figure 4.8). The current value, that is an *AND* between input and the calculated private key value are *XOR*ed down to one bit.




Figure 4.4: Public matrix calculation




Figure 4.5: Public matrix bit-by-bit XOR




Figure 4.6: Simulation of startup




Figure 4.7: Stored private key as a function




Figure 4.8: XOR procedure

### Dobbertin ROM

As described earlier, the Dobbertin component calculates its output based on the input. Figure 4.9 verifies that that is the case.




Figure 4.9: Dobbertin calculation

### Sequencer

When the sequencer goes active (en\_in = '1'), the module starts its work. The temporary reg\_in splits the 160 bit input into 32 vectors of length 5 (figure 4.10). Since the sequencer has not been subject to any minimization, this implementation is unchanged from the TTM4530 project.




Figure 4.10: Sequencer startup

### Master ROM

The output is calculated from the input. There are eight sets of equations, and ctrl determines which set to use. Figure 4.11 shows which value to be sent, and it is marked.






Figure 4.11: Master ROM calculation



# Chapter 5

## Discussion and conclusion

In this chapter the results will be analyzed and discussed, and a conclusion will be formed on basis of the discussion section.

### 5.1 Discussion

#### 5.1.1 Synthesis

##### Encryption

The XST was unfortunately unable to synthesize the encryption procedure, due to the complexity of the design. XST ran for almost 72 hours, eventually the computer crashed. The computer used for synthesis of encryption had an Intel Core 2 Duo T7300, 2.0 GHz, 4 MB cache with 4 GB of system Random Access Memory (RAM) and 4 GB of virtual memory, or swap. Ubuntu 9.04 “Jaunty Jackalope” 64 bit version (X86\_64 architecture) was the chosen operating system. On the mentioned computer, by synthesizing in a 32 bit operating system caused memory conflict, because a 32 bit operating system can only address 4 GB of memory in total. The sum of the physical and virtual memory (swap) exceeded 4 GB. It appeared that the encryption synthesis occupied all available memory, 6683 MB, causing the computer to run out of available memory. The fact that virtual memory were used, led to that the performance of XST was seriously hampered by this fact. XST eventually caused the computer to crash when it tried to synthesize the module Expansion, and the synthesis of encryption failed. XST never began to synthesize the Public Matrix It is likely that the encryption design needed more memory to work on, since all available memory, also swap were used. It is however unclear if this would have made a difference. [3] indicates that the original implementation also caused problems when attempts were made to implement the encryption on a single FPGA.

If the results from 4.1 should be referred to, the encryption procedure takes up an enormous amount of area. The numbers in the table are referring to one single chip, while the original implementation of the MQQ encryption used a total of four FPGAs, which means that the numbers related to number of Look-Up Table (LUT)s used, and number of slice registers can be multiplied by four. This means that a realization of encryption cannot be done on a single FPGA, not even the one intended for this thesis, which is one of the larger FPGAs on the market.

##### Decryption

As the synthesis results (4.1) indicate, the implementation which has been subject to ESPRESSO-II minimization actually has a **higher** area usage than the earlier version without the mini-

mization of the ROM blocks. This is a result that was unexpected in relation to minimization theory. One can also observe that the maximum frequency of the minimized design is lower than the unmodified version, which means that if realized in hardware, the minimized solution will run slower than the unminimized version of the Decryption implementation. In theory, the data should have been compressed, causing the data to use less area in hardware. The stored values are not the same in the minimized implementation as the old implementation from [8], but the difference between the two versions compared in number of used LUTs are too significant to only be related to the different stored values. There are also drawbacks concerning storing of data as functions rather than raw values. When storing raw data, there is a possibility that the block RAM of the FPGA may be utilized, meaning that number of used LUTs are reduced. By storing data as functions of a vector, the possibility to store it in block RAM is significantly lowered, meaning that these functions almost certainly will be stored in LUTs, hence increasing total area consumption.

### **5.1.2 Design behaviour simulation and verification**

To fully determine the effect of minimizing the ROM blocks, the design in this report are quite similar to the design in [8], written by the same author as this report.

## **5.2 Conclusion**

Tact that the Encryption procedure did not synthesize due to XST failure, this MQQ can not be realized in a single FPGA, which was the desired goal of this assignment. Even if the original implementation of MQQ had been used for realization, it would have been impossible to realize it on one FPGA. Only for encryption, four FPGAs would have been required, which means that a single chip realization for MQQ at this time is not possible.

## **5.3 Future work**

There is a possibility for realization of MQQ that could be investigated, a hardware/software codesign solution. It means that some parts of the design has to be implemented as software that works with the hardware implemented part. There exists a CPU implementation meant for Xilinx FPGAs, the MicroBlaze soft processor core [7]. This may allow software code to run on the soft-core CPU, which could make it possible to implement MQQ on a single FPGA. But this solution will not be a pure hardware implementation, which was the intension in this thesis. But to utilize MicroBlaze, additional software is required, the Embedded Development Kit (EDK), which has to be purchased in addition to ISE.

## **5.4 Contributors**

Mohamed El-Hadedy, PhD student at Q2S, has provided guidance and information which has been crucial in the design process.

## Chapter 6

# Abbreviations

**MQQ** Multivariate Quadratic Quasigroups

**VHSIC** Very-High-Speed Integrated Circuits

**VHDL** VHSIC Hardware Description Language

**FPGA** Field-programable Gate Array

**IDE** Integrated Development Environment

**LUT** Look-Up Table

**ROM** Read Only Memory

**DH** Diffie-Hellman

**RAM** Random Access Memory

**ECC** Elliptic curve cryptography

**RSA** Rivest-Shamir-Adleman

**FSM** Finite State Machine

**XST** Xilinx Synthesis Tool

**CPU** Central Processing Unit

**EDK** Embedded Development Kit



# Bibliography

- [1] A Method for Obtaining Digital Signatures and Public-Key Cryptosystems  
<http://people.csail.mit.edu/rivest/Rsapaper.pdf>
- [2] A Public Key Block Cipher Based on Multivariate Quadratic Quasigroups  
<http://arxiv.org/abs/0808.0247>
- [3] High Performance Implementation of a Public Key Block Cipher - MQQ, for FPGA Platforms  
<http://eprint.iacr.org/2008/339>
- [4] Logic Minimization Algorithms for VLSI Synthesis, ISBN 0-89838-164-9, 1984  
<http://portal.acm.org/citation.cfm?id=577427>
- [5] Module 4: Logic minimization, Digilent  
[www.eecs.wsu.edu/~ee214/Fall2008/M4.pdf](http://www.eecs.wsu.edu/~ee214/Fall2008/M4.pdf)
- [6] ESPRESSO: Logic Minimization Software  
<http://diamond.gem.valpo.edu/~dhart/ece110/espresso/tutorial.html>
- [7] MicroBlaze  
<http://en.wikipedia.org/w/index.php?title=MicroBlaze&oldid=295605037>
- [8] TTM4530 report, FPGA implementation of a public key block cipher, report located in the digital attachment





# Appendix A

## VHDL source code

In this chapter shortened versions of the VHDL source code is listed. Full versions of the source code files are located in the digital attachment. This is done because several source code files have over 10000 lines of code.

### A.1 Encryption

Listing A.1: Encryption top module

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 --- Uncomment the following library declaration if instantiating
7 --- any Xilinx primitives in this code.
8 --library UNISIM;
9 --use UNISIM.VComponents.all;
10
11 entity encryption is
12
13     port (
14         clk      : in std_logic;
15         reset    : in std_logic;
16         en_in    : in std_logic;
17         datain   : in std_logic_vector(159 downto 0);
18         dataout  : out std_logic_vector(159 downto 0)
19     );
20 end encryption;
21
22 architecture rtl of encryption is
23     type states is (IDLE,EXPAND,PUBLMATR,RES);
24
25     component expander
26     port (
27         clk,reset,en_in : in std_logic;
28         input           : in std_logic_vector(159 downto 0);
29         output_1       : out std_logic_vector(159 downto 0);
30         output_2       : out std_logic_vector(80  downto 0);
31         en_out         : out std_logic
32     );
33 end component;
34
35 component public_matrix
36 port (
37     clk,reset,en_in : in std_logic;
38     input_1         : in std_logic_vector(159 downto 0);
39     input_2         : in std_logic_vector(80  downto 0);
40     cnt             : in integer range 0 to 80;
41     output          : out std_logic_vector(159 downto 0);
42     en_out          : out std_logic;
43     done            : out std_logic
44 );
45 end component;
46
47 signal state,next_state : states;
48
```

```

49 | signal cnt                : integer range 0 to 80;
50 | signal en_in_exp, en_in_pub : std_logic;
51 | signal en_out_exp, en_out_pub : std_logic;
52 | signal first_data         : std_logic_vector(159 downto 0);
53 | signal second_data        : std_logic_vector(80 downto 0);
54 | signal final_result       : std_logic_vector(159 downto 0);
55 | signal ready              : std_logic;
56 |
57 | begin
58 |
59 |   EXP: expander
60 |   port map(
61 |     clk    => clk,
62 |     reset  => reset,
63 |     en_in  => en_in_exp,
64 |     input  => datain,
65 |     output_1 => first_data,
66 |     output_2 => second_data,
67 |     en_out => en_out_exp
68 |   );
69 |
70 |   PUB.MATR: public_matrix
71 |   port map (
72 |     clk    => clk,
73 |     reset  => reset,
74 |     en_in  => en_in_pub,
75 |     input_1 => first_data,
76 |     input_2 => second_data,
77 |     cnt    => cnt,
78 |     output => final_result,
79 |     en_out => en_out_pub,
80 |     done   => ready
81 |   );
82 |   sync_run: process(clk)
83 |   begin
84 |     if (clk'event and clk = '1') then
85 |       if (reset = '1') then
86 |         state <= IDLE;
87 |         dataout <= (others => '0');
88 |
89 |       elsif (en_in = '1') then
90 |         state <= next_state;
91 |         dataout <= final_result;
92 |       end if;
93 |     end if;
94 |   end process;
95 |
96 |   output_decode: process(clk, state)
97 |   begin
98 |     if (clk'event and clk = '1') then
99 |       if (reset = '1') then
100 |         en_in_exp <= '0';
101 |         en_in_pub <= '0';
102 |
103 |       elsif (en_in = '1') then
104 |         case (state) is
105 |           when IDLE =>
106 |             en_in_exp <= '0';
107 |             en_in_pub <= '0';
108 |
109 |           when EXPAND =>
110 |             en_in_exp <= '1';
111 |             en_in_pub <= '0';
112 |
113 |           when PUBL.MATR =>
114 |             en_in_exp <= '0';
115 |             en_in_pub <= '1';
116 |             if (en_out_exp = '1') then
117 |               cnt <= cnt + 1;
118 |               if (cnt = 79) then
119 |                 cnt <= cnt + 0;
120 |               end if;
121 |             end if;
122 |           when RES =>
123 |             -- dataout <= final_result;
124 |           when others =>
125 |             null;
126 |         end case;
127 |       end if;
128 |     end if;
129 |   end process;
130 |
131 |   next_state.decode: process(state, en_out_exp, ready)
132 |   begin

```

```

133     next_state <= state;
134     case (state) is
135     when IDLE =>
136         next_state <= EXPAND;
137
138     when EXPAND =>
139         if (en_out_exp <= '1') then
140             next_state <= PUBLMATR;
141         elsif (ready = '1') then
142             next_state <= RES;
143         else
144             next_state <= EXPAND;
145         end if;
146     when PUBLMATR =>
147         if (en_out_pub <= '1') then
148             next_state <= EXPAND;
149         elsif (ready = '1') then
150             next_state <= RES;
151         else
152             next_state <= PUBLMATR;
153         end if;
154     when RES =>
155         next_state <= IDLE;
156     when others =>
157         null;
158     end case;
159 end process;
160 end rtl;

```

Listing A.2: Expander

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  -- Uncomment the following library declaration if instantiating
7  -- any Xilinx primitives in this code.
8  --library UNISIM;
9  --use UNISIM.VComponents.all;
10
11 entity expander is
12     port (
13         clk,reset,en_in : in std_logic;
14         input           : in std_logic_vector(159 downto 0);
15         output_1       : out std_logic_vector(159 downto 0);
16         output_2       : out std_logic_vector(80 downto 0);
17         en_out         : out std_logic
18     );
19
20 end expander;
21
22 architecture rtl of expander is
23
24
25
26
27     type states is (IDLE,COMB,SEL);
28     signal state,next_state : states;
29
30     signal vector           : std_logic_vector (12880 downto 0);
31     signal tmp              : std_logic_vector (159 downto 0);
32     signal inc              : integer range 0 to 12880;
33
34 begin
35
36     run: process(clk)
37     begin
38         if (clk'event and clk = '1') then
39             if (reset = '1') then
40                 state <= IDLE;
41             elsif (en_in = '1') then
42                 state <= next_state;
43             end if;
44         end if;
45     end process;
46
47     output_decode: process (clk,state)
48     begin
49         if (clk'event and clk = '1') then
50             if (reset = '1') then
51                 vector <= (others => '0');
52                 en_out <= '0';

```

```

53 tmp <= (others => '0');
54 inc <= 0;
55 output_1 <= (others => '0');
56 output_2 <= (others => '0');
57 elsif (en_in = '1') then
58   case (state) is
59     when IDLE =>
60       tmp <= input;
61       en_out <= '0';
62     when COMB =>
63       vector(0) <= '1';
64       vector(160 downto 1) <= tmp; --160
65       vector(319 downto 161) <= tmp(158 downto 0) and input(159 downto 1); --159
66       vector(477 downto 320) <= tmp(157 downto 0) and input(159 downto 2); --158
67       vector(634 downto 478) <= tmp(156 downto 0) and input(159 downto 3); --157
68       vector(790 downto 635) <= tmp(155 downto 0) and input(159 downto 4); --156
69       vector(945 downto 791) <= tmp(154 downto 0) and input(159 downto 5); --155
70       vector(1099 downto 946) <= tmp(153 downto 0) and input(159 downto 6); --154
71       vector(1252 downto 1100) <= tmp(152 downto 0) and input(159 downto 7); --153
72       vector(1404 downto 1253) <= tmp(151 downto 0) and input(159 downto 8); --152
73       vector(1555 downto 1405) <= tmp(150 downto 0) and input(159 downto 9); --151
74       vector(1705 downto 1556) <= tmp(149 downto 0) and input(159 downto 10); --150
75       vector(1854 downto 1706) <= tmp(148 downto 0) and input(159 downto 11); --149
76       vector(2002 downto 1855) <= tmp(147 downto 0) and input(159 downto 12); --148
77       vector(2149 downto 2003) <= tmp(146 downto 0) and input(159 downto 13); --147
78       vector(2295 downto 2150) <= tmp(145 downto 0) and input(159 downto 14); --146
79       vector(2440 downto 2296) <= tmp(144 downto 0) and input(159 downto 15); --145
80       vector(2584 downto 2441) <= tmp(143 downto 0) and input(159 downto 16); --144
81       vector(2727 downto 2585) <= tmp(142 downto 0) and input(159 downto 17); --143
82       vector(2869 downto 2728) <= tmp(141 downto 0) and input(159 downto 18); --142
83       vector(3010 downto 2870) <= tmp(140 downto 0) and input(159 downto 19); --141
84       vector(3150 downto 3011) <= tmp(139 downto 0) and input(159 downto 20); --140
85       vector(3289 downto 3151) <= tmp(138 downto 0) and input(159 downto 21); --139
86       vector(3427 downto 3290) <= tmp(137 downto 0) and input(159 downto 22); --138
87       vector(3564 downto 3428) <= tmp(136 downto 0) and input(159 downto 23); --137
88       vector(3700 downto 3565) <= tmp(135 downto 0) and input(159 downto 24); --136
89       vector(3835 downto 3701) <= tmp(134 downto 0) and input(159 downto 25); --135
90       vector(3969 downto 3836) <= tmp(133 downto 0) and input(159 downto 26); --134
91       vector(4102 downto 3970) <= tmp(132 downto 0) and input(159 downto 27); --133
92       vector(4234 downto 4103) <= tmp(131 downto 0) and input(159 downto 28); --132
93       vector(4365 downto 4235) <= tmp(130 downto 0) and input(159 downto 29); --131
94       vector(4495 downto 4366) <= tmp(129 downto 0) and input(159 downto 30); --130
95       vector(4624 downto 4496) <= tmp(128 downto 0) and input(159 downto 31); --129
96       vector(4752 downto 4625) <= tmp(127 downto 0) and input(159 downto 32); --128
97       vector(4879 downto 4753) <= tmp(126 downto 0) and input(159 downto 33); --127
98       vector(5005 downto 4880) <= tmp(125 downto 0) and input(159 downto 34); --126
99       vector(5130 downto 5006) <= tmp(124 downto 0) and input(159 downto 35); --125
100      vector(5254 downto 5131) <= tmp(123 downto 0) and input(159 downto 36); --124
101      vector(5377 downto 5255) <= tmp(122 downto 0) and input(159 downto 37); --123
102      vector(5499 downto 5378) <= tmp(121 downto 0) and input(159 downto 38); --122
103      vector(5620 downto 5500) <= tmp(120 downto 0) and input(159 downto 39); --121
104      vector(5740 downto 5621) <= tmp(119 downto 0) and input(159 downto 40); --120
105      vector(5859 downto 5741) <= tmp(118 downto 0) and input(159 downto 41); --119
106      vector(5977 downto 5860) <= tmp(117 downto 0) and input(159 downto 42); --118
107      vector(6094 downto 5978) <= tmp(116 downto 0) and input(159 downto 43); --117
108      vector(6210 downto 6095) <= tmp(115 downto 0) and input(159 downto 44); --116
109      vector(6325 downto 6211) <= tmp(114 downto 0) and input(159 downto 45); --115
110      vector(6439 downto 6326) <= tmp(113 downto 0) and input(159 downto 46); --114
111      vector(6552 downto 6440) <= tmp(112 downto 0) and input(159 downto 47); --113
112      vector(6664 downto 6553) <= tmp(111 downto 0) and input(159 downto 48); --112
113      vector(6775 downto 6665) <= tmp(110 downto 0) and input(159 downto 49); --111
114      vector(6885 downto 6776) <= tmp(109 downto 0) and input(159 downto 50); --110
115      vector(6994 downto 6886) <= tmp(108 downto 0) and input(159 downto 51); --109
116      vector(7102 downto 6995) <= tmp(107 downto 0) and input(159 downto 52); --108
117      vector(7209 downto 7103) <= tmp(106 downto 0) and input(159 downto 53); --107
118      vector(7315 downto 7210) <= tmp(105 downto 0) and input(159 downto 54); --106
119      vector(7420 downto 7316) <= tmp(104 downto 0) and input(159 downto 55); --105
120      vector(7524 downto 7421) <= tmp(103 downto 0) and input(159 downto 56); --104
121      vector(7627 downto 7525) <= tmp(102 downto 0) and input(159 downto 57); --103
122      vector(7729 downto 7628) <= tmp(101 downto 0) and input(159 downto 58); --102
123      vector(7830 downto 7730) <= tmp(100 downto 0) and input(159 downto 59); --101
124      vector(7930 downto 7831) <= tmp(99 downto 0) and input(159 downto 60); --100
125      vector(8029 downto 7931) <= tmp(98 downto 0) and input(159 downto 61); --99
126      vector(8127 downto 8030) <= tmp(97 downto 0) and input(159 downto 62); --98
127      vector(8224 downto 8128) <= tmp(96 downto 0) and input(159 downto 63); --97
128      vector(8320 downto 8225) <= tmp(95 downto 0) and input(159 downto 64); --96
129      vector(8415 downto 8321) <= tmp(94 downto 0) and input(159 downto 65); --95
130      vector(8509 downto 8416) <= tmp(93 downto 0) and input(159 downto 66); --94
131      vector(8602 downto 8510) <= tmp(92 downto 0) and input(159 downto 67); --93
132      vector(8694 downto 8603) <= tmp(91 downto 0) and input(159 downto 68); --92
133      vector(8785 downto 8695) <= tmp(90 downto 0) and input(159 downto 69); --91
134      vector(8875 downto 8786) <= tmp(89 downto 0) and input(159 downto 70); --90
135      vector(8964 downto 8876) <= tmp(88 downto 0) and input(159 downto 71); --89
136      vector(9052 downto 8965) <= tmp(87 downto 0) and input(159 downto 72); --88

```

```

137 vector(9139 downto 9053) <= tmp(86 downto 0) and input(159 downto 73); -- 87
138 vector(9225 downto 9140) <= tmp(85 downto 0) and input(159 downto 74); -- 86
139 vector(9310 downto 9226) <= tmp(84 downto 0) and input(159 downto 75); -- 85
140 vector(9394 downto 9311) <= tmp(83 downto 0) and input(159 downto 76); -- 84
141 vector(9477 downto 9395) <= tmp(82 downto 0) and input(159 downto 77); -- 83
142 vector(9559 downto 9478) <= tmp(81 downto 0) and input(159 downto 78); -- 82
143 vector(9640 downto 9560) <= tmp(80 downto 0) and input(159 downto 79); -- 81
144 vector(9720 downto 9641) <= tmp(79 downto 0) and input(159 downto 80); -- 80
145 vector(9799 downto 9721) <= tmp(78 downto 0) and input(159 downto 81); -- 79
146 vector(9877 downto 9800) <= tmp(77 downto 0) and input(159 downto 82); -- 78
147 vector(9954 downto 9878) <= tmp(76 downto 0) and input(159 downto 83); -- 77
148 vector(10030 downto 9955) <= tmp(75 downto 0) and input(159 downto 84); -- 76
149 vector(10105 downto 10031) <= tmp(74 downto 0) and input(159 downto 85); -- 75
150 vector(10179 downto 10106) <= tmp(73 downto 0) and input(159 downto 86); -- 74
151 vector(10252 downto 10180) <= tmp(72 downto 0) and input(159 downto 87); -- 73
152 vector(10324 downto 10253) <= tmp(71 downto 0) and input(159 downto 88); -- 72
153 vector(10395 downto 10325) <= tmp(70 downto 0) and input(159 downto 89); -- 71
154 vector(10465 downto 10396) <= tmp(69 downto 0) and input(159 downto 90); -- 70
155 vector(10534 downto 10466) <= tmp(68 downto 0) and input(159 downto 91); -- 69
156 vector(10602 downto 10535) <= tmp(67 downto 0) and input(159 downto 92); -- 68
157 vector(10669 downto 10603) <= tmp(66 downto 0) and input(159 downto 93); -- 67
158 vector(10735 downto 10670) <= tmp(65 downto 0) and input(159 downto 94); -- 66
159 vector(10800 downto 10736) <= tmp(64 downto 0) and input(159 downto 95); -- 65
160 vector(10864 downto 10801) <= tmp(63 downto 0) and input(159 downto 96); -- 64
161 vector(10927 downto 10865) <= tmp(62 downto 0) and input(159 downto 97); -- 63
162 vector(10989 downto 10928) <= tmp(61 downto 0) and input(159 downto 98); -- 62
163 vector(11050 downto 10990) <= tmp(60 downto 0) and input(159 downto 99); -- 61
164 vector(11110 downto 11051) <= tmp(59 downto 0) and input(159 downto 100); -- 60
165 vector(11169 downto 11111) <= tmp(58 downto 0) and input(159 downto 101); -- 59
166 vector(11227 downto 11170) <= tmp(57 downto 0) and input(159 downto 102); -- 58
167 vector(11284 downto 11228) <= tmp(56 downto 0) and input(159 downto 103); -- 57
168 vector(11340 downto 11285) <= tmp(55 downto 0) and input(159 downto 104); -- 56
169 vector(11395 downto 11341) <= tmp(54 downto 0) and input(159 downto 105); -- 55
170 vector(11449 downto 11396) <= tmp(53 downto 0) and input(159 downto 106); -- 54
171 vector(11502 downto 11450) <= tmp(52 downto 0) and input(159 downto 107); -- 53
172 vector(11554 downto 11503) <= tmp(51 downto 0) and input(159 downto 108); -- 52
173 vector(11605 downto 11555) <= tmp(50 downto 0) and input(159 downto 109); -- 51
174 vector(11655 downto 11606) <= tmp(49 downto 0) and input(159 downto 110); -- 50
175 vector(11704 downto 11656) <= tmp(48 downto 0) and input(159 downto 111); -- 49
176 vector(11752 downto 11705) <= tmp(47 downto 0) and input(159 downto 112); -- 48
177 vector(11799 downto 11753) <= tmp(46 downto 0) and input(159 downto 113); -- 47
178 vector(11845 downto 11800) <= tmp(45 downto 0) and input(159 downto 114); -- 46
179 vector(11890 downto 11846) <= tmp(44 downto 0) and input(159 downto 115); -- 45
180 vector(11934 downto 11891) <= tmp(43 downto 0) and input(159 downto 116); -- 44
181 vector(11977 downto 11935) <= tmp(42 downto 0) and input(159 downto 117); -- 43
182 vector(12019 downto 11978) <= tmp(41 downto 0) and input(159 downto 118); -- 42
183 vector(12060 downto 12020) <= tmp(40 downto 0) and input(159 downto 119); -- 41
184 vector(12100 downto 12061) <= tmp(39 downto 0) and input(159 downto 120); -- 40
185 vector(12139 downto 12101) <= tmp(38 downto 0) and input(159 downto 121); -- 39
186 vector(12177 downto 12140) <= tmp(37 downto 0) and input(159 downto 122); -- 38
187 vector(12214 downto 12178) <= tmp(36 downto 0) and input(159 downto 123); -- 37
188 vector(12250 downto 12215) <= tmp(35 downto 0) and input(159 downto 124); -- 36
189 vector(12285 downto 12251) <= tmp(34 downto 0) and input(159 downto 125); -- 35
190 vector(12319 downto 12286) <= tmp(33 downto 0) and input(159 downto 126); -- 34
191 vector(12352 downto 12320) <= tmp(32 downto 0) and input(159 downto 127); -- 33
192 vector(12384 downto 12353) <= tmp(31 downto 0) and input(159 downto 128); -- 32
193 vector(12415 downto 12385) <= tmp(30 downto 0) and input(159 downto 129); -- 31
194 vector(12445 downto 12416) <= tmp(29 downto 0) and input(159 downto 130); -- 30
195 vector(12474 downto 12446) <= tmp(28 downto 0) and input(159 downto 131); -- 29
196 vector(12502 downto 12475) <= tmp(27 downto 0) and input(159 downto 132); -- 28
197 vector(12529 downto 12503) <= tmp(26 downto 0) and input(159 downto 133); -- 27
198 vector(12555 downto 12530) <= tmp(25 downto 0) and input(159 downto 134); -- 26
199 vector(12580 downto 12556) <= tmp(24 downto 0) and input(159 downto 135); -- 25
200 vector(12604 downto 12581) <= tmp(23 downto 0) and input(159 downto 136); -- 24
201 vector(12627 downto 12605) <= tmp(22 downto 0) and input(159 downto 137); -- 23
202 vector(12649 downto 12628) <= tmp(21 downto 0) and input(159 downto 138); -- 22
203 vector(12670 downto 12650) <= tmp(20 downto 0) and input(159 downto 139); -- 21
204 vector(12690 downto 12671) <= tmp(19 downto 0) and input(159 downto 140); -- 20
205 vector(12709 downto 12691) <= tmp(18 downto 0) and input(159 downto 141); -- 19
206 vector(12727 downto 12710) <= tmp(17 downto 0) and input(159 downto 142); -- 18
207 vector(12744 downto 12728) <= tmp(16 downto 0) and input(159 downto 143); -- 17
208 vector(12760 downto 12745) <= tmp(15 downto 0) and input(159 downto 144); -- 16
209 vector(12775 downto 12761) <= tmp(14 downto 0) and input(159 downto 145); -- 15
210 vector(12789 downto 12776) <= tmp(13 downto 0) and input(159 downto 146); -- 14
211 vector(12802 downto 12790) <= tmp(12 downto 0) and input(159 downto 147); -- 13
212 vector(12814 downto 12803) <= tmp(11 downto 0) and input(159 downto 148); -- 12
213 vector(12825 downto 12815) <= tmp(10 downto 0) and input(159 downto 149); -- 11
214 vector(12835 downto 12826) <= tmp(9 downto 0) and input(159 downto 150); -- 10
215 vector(12844 downto 12836) <= tmp(8 downto 0) and input(159 downto 151); -- 9
216 vector(12852 downto 12845) <= tmp(7 downto 0) and input(159 downto 152); -- 8
217 vector(12859 downto 12853) <= tmp(6 downto 0) and input(159 downto 153); -- 7
218 vector(12865 downto 12860) <= tmp(5 downto 0) and input(159 downto 154); -- 6
219 vector(12870 downto 12866) <= tmp(4 downto 0) and input(159 downto 155); -- 5
220 vector(12874 downto 12871) <= tmp(3 downto 0) and input(159 downto 156); -- 4

```

```

221     vector(12877 downto 12875) <= tmp(2 downto 0) and input(159 downto 157); -- 3
222     vector(12879 downto 12878) <= tmp(1 downto 0) and input(159 downto 158); -- 2
223     vector(12880)           <= tmp(0) and input(159);           -- 1
224
225
226     when SEL =>
227         -- the output_1 register value is determined by
228         -- the value of the counter, which increases by 160
229         -- each time this state is active
230         output_1 <= vector((159 + inc) downto (0 + inc));
231         output_2 <= vector(12880 downto 12800);
232         if (inc >= 12640) then
233             inc <= inc + 0;
234         else
235             inc <= inc + 160;
236         end if;
237         en_out <= '1';
238     end case;
239 end if;
240 end if;
241 end process;
242
243 next_decode: process(state,inc)
244 begin
245     next_state <= state;
246     case (state) is
247     when IDLE =>
248         next_state <= COMB;
249     when COMB =>
250         next_state <= SEL;
251     when SEL   =>
252         next_state <= IDLE;
253     --end if;
254     end case;
255 end process;
256 end rtl;

```

Listing A.3: Public Matrix

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  -- Uncomment the following library declaration if instantiating
7  -- any Xilinx primitives in this code.
8  --library UNISIM;
9  --use UNISIM.VComponents.all;
10
11 entity public_matrix is
12     port (
13         clk,reset,en_in    : in std_logic;
14         input_1            : in std_logic_vector(159 downto 0);
15         input_2            : in std_logic_vector(80 downto 0);
16         cnt                : in integer range 0 to 80;
17         output             : out std_logic_vector(159 downto 0);
18         en_out             : out std_logic;
19         done               : out std_logic
20     );
21 end public_matrix;
22
23 architecture rtl of public_matrix is
24     type states is (IDLE,MATR_AND,MATR_XOR160,MATR_XOR1,SYNC_160,SYNC_1,SYNC,SEND);
25     type pr_rom is array (79 downto 0) of std_logic_vector(159 downto 0);
26     type pr2_rom is array (0 downto 0) of std_logic_vector(80 downto 0);
27
28     constant rom160_1 : pr_rom := (
29     "
30         10101000111001100011111010101010000000000001111100100110011001110110110101010110000011010001110101011011101110110110110
31         ",
32         1111010001000011110101010110101010111111001100011010111101111010001010100111110111101011101000001100000011100011101
33         ",
34         0110000111100011001111111000000110011110010001100010101011011110111000110110101110101010111000001000011010101010101
35         "
36     );
37     constant rom81_1 : std_logic_vector(80 downto 0) := (
38     "011010011011001110100111110000100011110001100001110101000001011010000000010000110");
39     constant rom81_2 : std_logic_vector(80 downto 0) := (

```

```

40 "100100100001011011010011111110100010010111010101100110001010011110111001110100011");
41 .
42 .
43 .
44 .
45 .
46 signal and_rom1_160      : std_logic_vector(159 downto 0);
47 .
48 .
49 .
50 signal and_rom1_81       : std_logic_vector(80 downto 0);
51 .
52 .
53 .
54 signal xor1_160          : std_logic_vector(159 downto 0);
55 .
56 .
57 .
58 signal sync_xor1_160     : std_logic_vector(159 downto 0);
59 .
60 .
61 .
62 signal indata_1          : std_logic_vector(159 downto 0);
63 signal indata_2          : std_logic_vector(80 downto 0);
64 signal result            : std_logic_vector(159 downto 0);
65 .
66 signal xor1_1            : std_logic;
67 .
68 .
69 .
70 signal xor1_2            : std_logic;
71 .
72 .
73 .
74 signal sync_xor1_1       : std_logic;
75 .
76 .
77 .
78 signal sync_xor1_2       : std_logic;
79 .
80 .
81 .
82 -- signal cnt              : integer range 0 to 80;
83 signal cnt_2              : integer range 0 to 160;
84 signal state,next_state  : states;
85 .
86 begin
87   sync_proc: process(clk)
88   begin
89     if (clk'event and clk = '1') then
90       if (reset = '1') then
91         state <= IDLE;
92       else
93         state <= next_state;
94       end if;
95     end if;
96   end process;
97 .
98   out_decode: process(state,clk)
99   begin
100    if (clk'event and clk = '1') then
101      if (reset = '1') then
102        indata_1 <= (others => '0');
103        indata_2 <= (others => '0');
104 .
105        and_rom1_160 <= (others => '0');
106 .
107 .
108 .
109        and_rom1_81 <= (others => '0');
110 .
111 .
112 .
113        xor1_160 <= (others => '0');
114 .
115 .
116 .
117        sync_xor1_160 <= (others => '0');
118 .
119 .
120 .
121        xor1_1 <= '0';
122 .
123 .

```

```

124 .
125 .   xor1_2 <= '0';
126 .
127 .
128 .
129 .   sync_xor1_1 <= '0';
130 .
131 .
132 .
133 .   sync_xor1_2 <= '0';
134 .
135 .
136 .
137 .   cnt_2 <= 0;
138 .   en_out <= '0';
139 .   done <= '0';
140 .   output <= (others => '0');
141 .   result <= (others => '0');
142 .
143 . else
144 .   case (state) is
145 .     when IDLE =>
146 .       indata_1 <= input_1;
147 .       indata_2 <= input_2;
148 .       en_out <= '0';
149 .       done <= '0';
150 .     when MATR_AND =>
151 .       and_rom1_160 <= rom160_1(cnt) and indata_1;
152 .
153 .
154 .
155 .       if (cnt <= 79) then
156 .         and_rom1_81 <= rom81_1 and indata_2;
157 .
158 .
159 .       end if;
160 .
161 .     when MATR_XOR160 =>
162 .       if (cnt = 0) then
163 .         sync_xor1_160 <= and_rom1_160;
164 .
165 .
166 .         en_out <= '1';
167 .       else
168 .         xor1_160 <= and_rom1_160 xor sync_xor1_160;
169 .
170 .
171 .       end if;
172 .
173 .     when MATR_XOR1 =>
174 .       en_out <= '0';
175 .       if (cnt_2 = 0) then
176 .         sync_xor1_1 <= sync_xor1_160(cnt_2);
177 .
178 .
179 .
180 .         sync_xor1_2 <= and_rom1_81(cnt_2);
181 .
182 .
183 .
184 .       else
185 .         xor1_1 <= sync_xor1_160(cnt_2) xor sync_xor1_1;
186 .
187 .
188 .
189 .         if (cnt_2 <= 80) then
190 .           xor1_2 <= sync_xor1_2 xor and_rom1_81(cnt_2);
191 .
192 .
193 .
194 .         end if;
195 .       end if;
196 .     when SYNC_160 =>
197 .       sync_xor1_160 <= xor1_160;
198 .
199 .
200 .
201 .       en_out <= '1';
202 .     when SYNC_1 =>
203 .       sync_xor1_1 <= xor1_1;
204 .
205 .
206 .
207 .       sync_xor1_2 <= xor1_2;

```



```

208 .
209 .
210 .
211     if (cnt_2 = 159) then
212         cnt_2 <= cnt_2 + 0;
213     else
214         cnt_2 <= cnt_2 + 1;
215     end if;
216
217     when SYNC =>
218         result(0) <= sync_xor1_1 xor sync_xor1_2;
219
220 .
221 .
222     when SEND =>
223         output <= result;
224         done <= '1';
225     end case;
226 end if;
227 end if;
228 end process;
229
230 next_decode: process(state,cnt,cnt_2)
231 begin
232     next_state <= state;
233     case (state) is
234     when IDLE => next_state <= MATRAND;
235
236     when MATRAND => next_state <= MATRXOR160;
237
238     when MATRXOR160 => next_state <= SYNC_160;
239
240     when MATRXOR1 => next_state <= SYNC_1;
241
242     when SYNC_160 =>
243         if (cnt = 79) then
244             next_state <= MATRXOR1;
245         else
246             next_state <= IDLE;
247         end if;
248
249     when SYNC_1 =>
250         if (cnt_2 = 159) then
251             next_state <= SYNC;
252         else
253             next_state <= MATRXOR1;
254         end if;
255     when SYNC => next_state <= SEND;
256
257     when SEND =>
258         next_state <= IDLE;
259     end case;
260 end process;
261 end rtl;

```

## A.2 Decryption

Listing A.4: Decryption top module

```

1 -----
2 -- Company: NTNU
3 -- Engineer: Stig Fjellskaalnes
4 --
5 -- Create Date:    13:14:48 09/26/2008
6 -- Design Name:
7 -- Module Name:    decryption - rtl
8 -- Project Name:
9 -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;

```

```

21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 --- Uncomment the following library declaration if instantiating
26 --- any Xilinx primitives in this code.
27 ---library UNISIM;
28 ---use UNISIM.VComponents.all;
29
30 entity decryption is
31     port (
32         clk      : in std_logic;
33         reset    : in std_logic;
34         en_in    : in std_logic;
35         inputs   : in std_logic_vector (159 downto 0);
36         outputs  : out std_logic_vector (159 downto 0);
37         en_out   : out std_logic
38     );
39
40 end decryption;
41
42 architecture rtl of decryption is
43
44     type states is (IDLE,SEND_TO_PM,T,RECV_FROM_PM,T,SEND_TO_DOB,
45                   RECV_FROM_DOB,SEND_TO_SEQ,RECV_FROM_SEQ,
46                   SEND_TO_PM,S,RECV_FROM_PM,S,SEND);
47
48     component private_matrix_s
49     port (
50         clk      : in std_logic;
51         reset    : in std_logic;
52         en_in    : in std_logic;
53         input    : in std_logic_vector (4 downto 0);
54         cnt      : in std_logic_vector (4 downto 0);
55         output   : out std_logic_vector (159 downto 0);
56         en_out   : out std_logic
57     );
58 end component;
59
60     component dobbertin_rom      --- defining the Dobbertin component
61     --- in the decryption top level
62     port (
63         z          : in std_logic_vector (12 downto 0);
64         clk,reset,en_in : in std_logic;
65         db         : out std_logic_vector(12 downto 0);
66         en_out     : out std_logic
67     );
68 end component;
69
70     component sequencer
71     port (
72         clk      : in std_logic;
73         reset    : in std_logic;
74         en_in    : in std_logic;
75         input_seq : in std_logic_vector (159 downto 0);
76         en_out   : out std_logic;
77         output_seq : out std_logic_vector (159 downto 0)
78     );
79 end component;
80
81     signal state,next_state : states;
82     ---signal dec_input      : std_logic_vector (159 downto 0);
83     signal dec_output      : std_logic_vector (159 downto 0);
84     signal result_pmt      : std_logic_vector (159 downto 0);
85     signal result_pms      : std_logic_vector (159 downto 0);
86     signal result_seq      : std_logic_vector (159 downto 0);
87     signal seq_in          : std_logic_vector (159 downto 0);
88     signal dob_vector_in   : std_logic_vector (12 downto 0);
89     signal dob_vector_out  : std_logic_vector (12 downto 0);
90     signal count_t         : std_logic_vector (4 downto 0);
91     signal count_s         : std_logic_vector (4 downto 0);
92     signal shift_pmt       : std_logic_vector (4 downto 0);
93     signal shift_pms       : std_logic_vector (4 downto 0);
94     signal en_in_pm.t      : std_logic;
95     signal en_in_pm.s      : std_logic;
96     signal en_in_dob       : std_logic;
97     signal en_in_seq       : std_logic;
98     signal en_out_seq      : std_logic;
99     signal en_out_pm.t     : std_logic;
100    signal en_out_pm.s     : std_logic;
101    signal en_out_dob       : std_logic;
102
103 begin
104     DR: DOBBERTIN_ROM      --- initializing the Dobbertin

```

```

105         -- ROM component in the decryption
106         -- circuit
107     port map(
108         clk      => clk ,
109         reset    => reset ,
110         en_in    => en_in_dob ,
111         en_out   => en_out_dob ,
112         z        => dob_vector_in ,
113         db       => dob_vector_out
114     );
115
116     PM.T: PRIVATE_MATRIX_S    -- initializing the Private Matrix
117         -- (T) component in the decryption
118         -- circuit
119     port map(
120         clk      => clk ,
121         reset    => reset ,
122         en_in    => en_in_pm_t ,
123         input    => shift_pmt ,
124         cnt      => count_t ,
125         output   => result_pmt ,
126         en_out   => en_out_pm_t
127     );
128
129     SEQ: SEQUENCER           -- initilizing the sequencer
130         -- component in the decryption
131         -- circuit
132
133     port map(
134         clk      => clk ,
135         reset    => reset ,
136         en_in    => en_in_seq ,
137         input_seq => seq_in ,
138         en_out   => en_out_seq ,
139         output_seq => result_seq
140     );
141
142     PM.S: PRIVATE_MATRIX_S    -- initializing the Private Matrix
143         -- (T) component in the decryption
144         -- circuit
145     port map(
146         clk      => clk ,
147         reset    => reset ,
148         en_in    => en_in_pm_s ,
149         input    => shift_pms ,
150         cnt      => count_s ,
151         output   => result_pms ,
152         en_out   => en_out_pm_s
153     );
154
155     running: process (clk, en_in)
156     begin
157         if (clk'event and clk = '1') then
158             if (reset = '1') then
159                 state <= IDLE;
160
161             elsif (en_in = '1') then
162                 state <= next_state;
163
164             end if;
165         end if;
166     end process;
167
168     output_dec: process (clk, en_in, state)
169     begin
170         if (clk'event and clk = '1') then
171             if (reset = '1') then
172                 dob_vector_in <= (others => '0');
173                 -- dec_input <= (others => '0');
174                 dec_output <= (others => '0');
175                 -- result_pmt <= (others => '0');
176                 -- result_pms <= (others => '0');
177                 -- result_seq <= (others => '0');
178                 outputs <= (others => '0');
179                 shift_pmt <= (others => '0');
180                 shift_pms <= (others => '0');
181                 en_out <= '0';
182                 en_in_dob <= '0';
183                 en_in_pm_t <= '0';
184                 en_in_pm_s <= '0';
185                 -- en_out_dob <= '0';
186                 -- en_out_seq <= '0';
187                 en_in_seq <= '0';
188                 count_t <= (others => '0');

```





```

349         ") =>
350         next_state <= IDLE;
351     when others =>
352         next_state <= SEND;
353     end case;
354
355     when SEND =>
356         next_state <= IDLE;
357
358     when others =>
359         next_state <= IDLE;
360
361 end case;
362 end process;
363
364 end rtl;

```

Listing A.5: Private Matrix

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity private_matrix_s is
7      port (
8          clk      : in std_logic;
9          reset    : in std_logic;
10         en_in    : in std_logic;
11         cnt      : in std_logic_vector (4 downto 0);
12         input    : in std_logic_vector (4 downto 0);
13         output   : out std_logic_vector (159 downto 0);
14         en_out   : out std_logic
15     );
16
17 end private_matrix_s;
18
19 architecture rtl of private_matrix_s is
20
21     type priv_state is (IDLE,ANDOP,XORING,SYNC,PUSH_OUT);
22
23     signal rom_001      : std_logic_vector (4 downto 0);
24     signal rom_002      : std_logic_vector (4 downto 0);
25
26     .
27     .
28     .
29     signal and_rom_in_1 : std_logic_vector (4 downto 0);
30     signal and_rom_in_2 : std_logic_vector (4 downto 0);
31
32     .
33     .
34     signal tmp          : std_logic_vector(159 downto 0);
35
36     signal count_xor    : integer range 0 to 4 := 0;
37     signal matr_xor     : std_logic_vector(159 downto 0);
38     signal sync_xor     : std_logic_vector(159 downto 0);
39
40     signal enable_out   : std_logic;
41     signal state,next_state : priv_state;
42     signal register_x   : std_logic_vector (159 downto 0);
43
44 begin
45     sync_run: process(clk,en_in,enable_out,register_x)
46     begin
47         if (clk'event and clk = '1') then
48             if (reset = '1') then
49                 output <= (others => '0');
50                 en_out <= '0';
51                 state <= IDLE;
52
53                 -- cnt <= (others => '0');
54                 -- count_xor <= 0;
55             elsif (en_in = '1') then
56                 state <= next_state;
57                 en_out <= enable_out;
58                 if (cnt = "11111" and enable_out = '1') then
59                     output <= register_x;
60                 end if;
61             end if;
62         end if;
63     end process;

```

```

64 |
65 | -- output_dec is made synchronous, so that all signals remember their
66 | -- value at all times when not set again
67 | output_dec: process (clk, state, cnt)
68 | begin
69 |     if (clk'event and clk = '1') then
70 |
71 |         if (reset = '1') then
72 |             output <= (others => '0');
73 |             enable_out <= '0';
74 |             count_xor <= 0;
75 |             tmp <= (others => '0');
76 |             matr_xor <= (others => '0');
77 |             sync_xor <= (others => '0');
78 |             register_x <= (others => '0');
79 |
80 |             and_rom_in_1 <= "00000";
81 |
82 |
83 |
84 |             rom_001 <= "00000";
85 |
86 |
87 |
88 |
89 |         elsif (en_in = '1') then
90 |
91 |             case (state) is
92 |
93 |                 when IDLE =>
94 |
95 |                     -- makes sure that en_out port is set to '0'
96 |                     enable_out <= '0';
97 |                     -- output <= (others => '0');
98 |
99 | rom_001(4) <= ( not cnt(2) and cnt(1) and cnt(0)) or (cnt(4) and not cnt(3) and not cnt(2) and cnt
100 | (1)) or (
101 | not cnt(4) and not cnt(3) and cnt(1) and cnt(0)) or (cnt(4) and not cnt(1) and not cnt(0)) or
102 | (cnt(4)
103 | and cnt(3) and cnt(1) and cnt(0)) or ( not cnt(4) and cnt(3) and cnt(1) and not cnt(0)) or ( not
104 | cnt(2)
105 | and not cnt(1) and not cnt(0));
106 |
107 | rom_001(3) <= ( not cnt(4) and not cnt(3) and not cnt(2) and cnt(0)) or ( not cnt(4) and cnt(3) and
108 | cnt(1)
109 | and not cnt(0)) or ( not cnt(4) and not cnt(2) and cnt(1) and cnt(0)) or ( not cnt(2) and not
110 | cnt(1) and not cnt(0)) or (
111 | cnt(4) and cnt(3) and not cnt(1)) or ( not cnt(3) and cnt(2) and not cnt(0)) or (cnt(4) and cnt
112 | (2)
113 | and not cnt(1));
114 |
115 | rom_001(2) <= (cnt(3) and cnt(2) and not cnt(0)) or (cnt(4) and cnt(2) and not cnt(1) and cnt(0)) or
116 | (
117 | not cnt(3) and cnt(2) and cnt(1)) or (cnt(4) and not cnt(2) and cnt(1) and cnt(0)) or ( not cnt
118 | (3)
119 | and not cnt(2) and cnt(0)) or (cnt(4) and not cnt(3) and not cnt(2) and not cnt(1)) or ( not
120 | cnt(4) and not cnt(3)
121 | and cnt(1)) or ( not cnt(4) and cnt(2) and not cnt(0));
122 |
123 | rom_001(1) <= (cnt(3) and cnt(2) and not cnt(1) and cnt(0)) or (cnt(3) and not cnt(2) and cnt(1)
124 | and cnt(0)) or ( not cnt(4) and cnt(2) and cnt(1) and cnt(0)) or (cnt(4) and not cnt(3) and not
125 | cnt(1)
126 | and not cnt(0)) or (cnt(4) and not cnt(3) and not cnt(2) and not cnt(0)) or (cnt(4) and cnt
127 | (3) and cnt(2)
128 | and cnt(1) and not cnt(0)) or ( not cnt(3) and not cnt(2) and not cnt(1)) or ( not cnt(4) and
129 | cnt(3) and cnt(2)
130 | and not cnt(1)) or ( not cnt(4) and cnt(3) and not cnt(2) and cnt(1)) or (cnt(4) and not cnt
131 | (2) and not cnt(1));
132 |
133 | rom_001(0) <= ( not cnt(3) and cnt(1) and not cnt(0)) or ( not cnt(3) and not cnt(2) and not cnt(1)
134 | and cnt(0)) or (

```

```

135 .
136 .
137     when XORING =>
138         -- the actual bit-by-bit xor operation
139         tmp(0) <= and_rom_in_1(count_xor);
140         matr_xor(0) <= and_rom_in_1(count_xor+1) xor tmp(0);
141 .
142 .
143 .
144         if not (count_xor = 3) then
145             count_xor <= count_xor + 1;
146         end if;
147 .
148     when SYNC =>
149         -- sets the xor counter to 0
150         count_xor <= 0;
151         -- keep synchronization of the xor'ed bits
152         if (cnt = "00000") then
153             sync_xor <= matr_xor;
154 .
155             enable_out <= '1';
156             -- does the last xor step between the previous
157             -- and the current 5 bit input vector
158         else
159 .
160             sync_xor <= matr_xor xor sync_xor;
161             enable_out <= '1';
162         end if;
163 .
164     when PUSHOUT =>
165         -- pushes out the processed vector on output
166         enable_out <= '1';
167         register_x <= sync_xor;
168 .
169     when others =>
170 .
171         enable_out <= '0';
172         rom_001 <= (others => '0');
173 .
174 .
175 .
176     end case;
177 end if;
178 end if;
179 end process;
180
181 next_state_dec: process (state,input,cnt,count_xor)
182 begin
183     next_state <= state;
184     case (state) is
185     when IDLE =>
186         -- makes sure that rom has the correct value
187         -- as to the running time given by signal cnt
188         next_state <= ANDOP;
189     when ANDOP =>
190         next_state <= XORING;
191     when XORING =>
192         if (count_xor < 3) then
193             next_state <= XORING;
194         else
195             next_state <= SYNC;
196         end if;
197     when SYNC =>
198         if (cnt = "11111") then
199             next_state <= PUSHOUT;
200         else
201             next_state <= IDLE;
202         end if;
203     when PUSHOUT =>
204         next_state <= IDLE;
205     when others =>
206         next_state <= IDLE;
207     end case;
208 end process;
209
210 end rtl;

```

Listing A.6: Dobbertin ROM

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_signed.all;

```



```

5 |
6 |
7 | entity Dobbertin_ROM is
8 |
9 |     port (
10 |
11 |         z          : in std_logic_vector (12 downto 0);
12 |         clk , reset , en_in : in std_logic;
13 |         db         : out std_logic_vector(12 downto 0);
14 |         en_out     : out std_logic
15 |     );
16 | end Dobbertin_ROM;
17 |
18 | architecture rtl of Dobbertin_ROM is
19 | begin
20 |     process (clk , reset , en_in)
21 |     begin
22 |
23 |         if (clk 'event and clk = '1') then
24 |             if (reset = '1') then
25 |                 db <= (others => '0');
26 |                 en_out <= '0';
27 |             elsif (en_in = '1') then
28 |                 en_out <= '1';
29 |                 db(12) <= ( not z(12) and not z(11) and not z(10) and not z(9) and z(8) and not z(7) and
30 |                     z(6) and z(4) and not z(3) and not z(0)) or ( ... and z(10) and not z(9) and not
31 |                     z(7)
32 |                     and z(6) and z(5) and not z(4) and z(3) and z(1) and z(0));
33 |             else
34 |                 en_out <= '0';
35 |             end if;
36 |         end if;
37 |     end process;
38 | end rtl;

```

Listing A.7: Sequencer

```

1 |
2 | -- Company: NTNU
3 | -- Engineer: Stig Fjellskaalnes
4 | --
5 | -- Create Date: 11:26:53 10/22/2008
6 | -- Design Name:
7 | -- Module Name: sequencer - Behavioral
8 | -- Project Name:
9 | -- Target Devices:
10 | -- Tool versions:
11 | -- Description:
12 | --
13 | -- Dependencies:
14 | --
15 | -- Revision:
16 | -- Revision 0.01 - File Created
17 | -- Additional Comments:
18 | --
19 | -----
20 | library IEEE;
21 | use IEEE.STD_LOGIC_1164.ALL;
22 | use IEEE.STD_LOGIC_ARITH.ALL;
23 | use IEEE.STD_LOGIC_UNSIGNED.ALL;
24 |
25 | ----- Uncomment the following library declaration if instantiating
26 | ----- any Xilinx primitives in this code.
27 | --library UNISIM;
28 | --use UNISIM.VComponents.all;
29 |
30 | entity sequencer is
31 |     port (
32 |         clk          : in std_logic;
33 |         reset        : in std_logic;
34 |         en_in        : in std_logic;
35 |         input_seq    : in std_logic_vector (159 downto 0);
36 |         en_out       : out std_logic;
37 |         output_seq   : out std_logic_vector (159 downto 0)
38 |     );
39 | end sequencer;
40 |
41 | architecture Behavioral of sequencer is
42 |
43 |     component master_rom
44 |     port (
45 |         clk , reset , en_in : in std_logic;
46 |         z                   : in std_logic_vector (9 downto 0); -- address bus

```

```

47     counter      : in std_logic_vector (4 downto 0);
48     db           : out std_logic_vector (4 downto 0) -- data bus
49 );
50 end component;
51
52 type reg_input is array ((2**5)-1 downto 0) of std_logic_vector (4 downto 0);
53 type states is (IDLE,MUX2_SEL,SEND_TO_MASTER,RECV_MR,MUX31_SEL,SYNC,PUSH);
54 signal reg_in,reg_out : reg_input;
55 signal sel            : std_logic;
56 signal counter_1     : std_logic_vector (4 downto 0);
57 signal counter_2     : std_logic_vector (4 downto 0);
58 signal mux31_out     : std_logic_vector (4 downto 0);
59 signal mux2_out, sync_mr : std_logic_vector (4 downto 0);
60 signal to_master     : std_logic_vector (9 downto 0);
61 signal from_master   : std_logic_vector (4 downto 0);
62 signal en_out_mux    : std_logic;
63 signal state,next_state : states;
64
65
66 begin
67
68     MAR: master_rom      -- initializing the master rom
69         -- component in the sequencer
70         -- circuit
71
72     port map(
73         clk      => clk,
74         reset    => reset,
75         counter  => counter_2,
76         en_in    => en_out_mux,
77         en_out   => en_out_mar,
78         z        => to_master,
79         db       => from_master
80     );
81     sec_run : process (clk, en_in, counter_1, counter_2)
82     begin
83
84         if (clk'event and clk = '1') then
85             if (reset = '1') then
86                 state <= IDLE;
87
88
89             elsif (en_in = '1') then
90                 state <= next_state;
91
92             end if;
93         end if;
94
95     end process;
96
97     output_dec: process(clk, en_in, state)
98     begin
99
100         if (clk'event and clk = '1') then
101
102             if (reset = '1') then
103                 reg_in(0) <= (others => '0');
104                 reg_in(1) <= (others => '0');
105                 reg_in(2) <= (others => '0');
106                 reg_in(3) <= (others => '0');
107                 reg_in(4) <= (others => '0');
108                 reg_in(5) <= (others => '0');
109                 reg_in(6) <= (others => '0');
110                 reg_in(7) <= (others => '0');
111                 reg_in(8) <= (others => '0');
112                 reg_in(9) <= (others => '0');
113                 reg_in(10) <= (others => '0');
114                 reg_in(11) <= (others => '0');
115                 reg_in(12) <= (others => '0');
116                 reg_in(13) <= (others => '0');
117                 reg_in(14) <= (others => '0');
118                 reg_in(15) <= (others => '0');
119                 reg_in(16) <= (others => '0');
120                 reg_in(17) <= (others => '0');
121                 reg_in(18) <= (others => '0');
122                 reg_in(19) <= (others => '0');
123                 reg_in(20) <= (others => '0');
124                 reg_in(21) <= (others => '0');
125                 reg_in(22) <= (others => '0');
126                 reg_in(23) <= (others => '0');
127                 reg_in(24) <= (others => '0');
128                 reg_in(25) <= (others => '0');
129                 reg_in(26) <= (others => '0');
130                 reg_in(27) <= (others => '0');

```

```

131 reg_in(28) <= (others => '0');
132 reg_in(29) <= (others => '0');
133 reg_in(30) <= (others => '0');
134 reg_in(31) <= (others => '0');
135 to_master <= (others => '0');
136 en_out <= '0';
137 sel <= '0';
138 en_out_mux <= '0';
139 mux31_out <= (others => '0');
140 sync_mr <= (others => '0');
141 mux2_out <= (others => '0');
142 --from_master <= (others => '0');
143 output_seq <= (others => '0');
144 reg_out <= reg_in;
145 counter_1 <= "00000";
146 counter_2 <= "00000";
147
148 elsif (en_in = '1') then
149   case (state) is
150     when IDLE =>
151       reg_in(0) <= input_seq(4 downto 0);
152       reg_in(1) <= input_seq(9 downto 5);
153       reg_in(2) <= input_seq(14 downto 10);
154       reg_in(3) <= input_seq(19 downto 15);
155       reg_in(4) <= input_seq(24 downto 20);
156       reg_in(5) <= input_seq(29 downto 25);
157       reg_in(6) <= input_seq(34 downto 30);
158       reg_in(7) <= input_seq(39 downto 35);
159       reg_in(8) <= input_seq(44 downto 40);
160       reg_in(9) <= input_seq(49 downto 45);
161       reg_in(10) <= input_seq(54 downto 50);
162       reg_in(11) <= input_seq(59 downto 55);
163       reg_in(12) <= input_seq(64 downto 60);
164       reg_in(13) <= input_seq(69 downto 65);
165       reg_in(14) <= input_seq(74 downto 70);
166       reg_in(15) <= input_seq(79 downto 75);
167       reg_in(16) <= input_seq(84 downto 80);
168       reg_in(17) <= input_seq(89 downto 85);
169       reg_in(18) <= input_seq(94 downto 90);
170       reg_in(19) <= input_seq(99 downto 95);
171       reg_in(20) <= input_seq(104 downto 100);
172       reg_in(21) <= input_seq(109 downto 105);
173       reg_in(22) <= input_seq(114 downto 110);
174       reg_in(23) <= input_seq(119 downto 115);
175       reg_in(24) <= input_seq(124 downto 120);
176       reg_in(25) <= input_seq(129 downto 125);
177       reg_in(26) <= input_seq(134 downto 130);
178       reg_in(27) <= input_seq(139 downto 135);
179       reg_in(28) <= input_seq(144 downto 140);
180       reg_in(29) <= input_seq(149 downto 145);
181       reg_in(30) <= input_seq(154 downto 150);
182       reg_in(31) <= input_seq(159 downto 155);
183       sel <= '0';
184       en_out <= '0';
185
186     when MUX2_SEL =>
187       counter_1 <= counter_1 + 1;
188       case (sel) is
189         when '1' => mux2_out <= sync_mr;
190         when '0' => mux2_out <= reg_in(0);
191         when others => mux2_out <= (others => 'Z');
192       end case;
193
194     when SEND_TO_MASTER =>
195       sel <= '1';
196       to_master(9 downto 5) <= mux2_out;
197       to_master(4 downto 0) <= mux31_out;
198
199     when RECV_MR =>
200       sync_mr <= from_master;
201
202     when MUX31_SEL =>
203
204       case (counter_1) is
205         when "00001" =>
206           mux31_out <= reg_in(1);
207           en_out_mux <= '1';
208         when "00010" =>
209           mux31_out <= reg_in(2);
210           en_out_mux <= '1';
211         when "00011" =>
212           mux31_out <= reg_in(3);
213           en_out_mux <= '1';
214         when "00100" =>

```

```

215     mux31_out <= reg_in(4);
216     en_out_mux <= '1';
217     when "00101" =>
218         mux31_out <= reg_in(5);
219         en_out_mux <= '1';
220     when "00110" =>
221         mux31_out <= reg_in(6);
222         en_out_mux <= '1';
223     when "00111" =>
224         mux31_out <= reg_in(7);
225         en_out_mux <= '1';
226     when "01000" =>
227         mux31_out <= reg_in(8);
228         en_out_mux <= '1';
229     when "01001" =>
230         mux31_out <= reg_in(9);
231         en_out_mux <= '1';
232     when "01010" =>
233         mux31_out <= reg_in(10);
234         en_out_mux <= '1';
235     when "01011" =>
236         mux31_out <= reg_in(11);
237         en_out_mux <= '1';
238     when "01100" =>
239         mux31_out <= reg_in(12);
240         en_out_mux <= '1';
241     when "01101" =>
242         mux31_out <= reg_in(13);
243         en_out_mux <= '1';
244     when "01110" =>
245         mux31_out <= reg_in(14);
246         en_out_mux <= '1';
247     when "01111" =>
248         mux31_out <= reg_in(15);
249         en_out_mux <= '1';
250     when "10000" =>
251         mux31_out <= reg_in(16);
252         en_out_mux <= '1';
253     when "10001" =>
254         mux31_out <= reg_in(17);
255         en_out_mux <= '1';
256     when "10010" =>
257         mux31_out <= reg_in(18);
258         en_out_mux <= '1';
259     when "10011" =>
260         mux31_out <= reg_in(19);
261         en_out_mux <= '1';
262     when "10100" =>
263         mux31_out <= reg_in(20);
264         en_out_mux <= '1';
265     when "10101" =>
266         mux31_out <= reg_in(21);
267         en_out_mux <= '1';
268     when "10110" =>
269         mux31_out <= reg_in(22);
270         en_out_mux <= '1';
271     when "10111" =>
272         mux31_out <= reg_in(23);
273         en_out_mux <= '1';
274     when "11000" =>
275         mux31_out <= reg_in(24);
276         en_out_mux <= '1';
277     when "11001" =>
278         mux31_out <= reg_in(25);
279         en_out_mux <= '1';
280     when "11010" =>
281         mux31_out <= reg_in(26);
282         en_out_mux <= '1';
283     when "11011" =>
284         mux31_out <= reg_in(27);
285         en_out_mux <= '1';
286     when "11100" =>
287         mux31_out <= reg_in(28);
288         en_out_mux <= '1';
289     when "11101" =>
290         mux31_out <= reg_in(29);
291         en_out_mux <= '1';
292     when "11110" =>
293         mux31_out <= reg_in(30);
294         en_out_mux <= '1';
295     when "11111" =>
296         mux31_out <= reg_in(31);
297         en_out_mux <= '1';
298

```

```

299         when others =>
300             en_out_mux <= '0';
301             mux31_out <= (others => 'Z');
302         end case;
303
304     when SYNC =>
305         reg_out(conv_integer(counter_2)) <= mux2_out;
306         if (counter_2 < "11111") then
307             counter_2 <= counter_2 + 1;
308         end if;
309
310     when PUSH =>
311         output_seq(4 downto 0) <= reg_out(0);
312         output_seq(9 downto 5) <= reg_out(1);
313         output_seq(14 downto 10) <= reg_out(2);
314         output_seq(19 downto 15) <= reg_out(3);
315         output_seq(24 downto 20) <= reg_out(4);
316         output_seq(29 downto 25) <= reg_out(5);
317         output_seq(34 downto 30) <= reg_out(6);
318         output_seq(39 downto 35) <= reg_out(7);
319         output_seq(44 downto 40) <= reg_out(8);
320         output_seq(49 downto 45) <= reg_out(9);
321         output_seq(54 downto 50) <= reg_out(10);
322         output_seq(59 downto 55) <= reg_out(11);
323         output_seq(64 downto 60) <= reg_out(12);
324         output_seq(69 downto 65) <= reg_out(13);
325         output_seq(74 downto 70) <= reg_out(14);
326         output_seq(79 downto 75) <= reg_out(15);
327         output_seq(84 downto 80) <= reg_out(16);
328         output_seq(89 downto 85) <= reg_out(17);
329         output_seq(94 downto 90) <= reg_out(18);
330         output_seq(99 downto 95) <= reg_out(19);
331         output_seq(104 downto 100) <= reg_out(20);
332         output_seq(109 downto 105) <= reg_out(21);
333         output_seq(114 downto 110) <= reg_out(22);
334         output_seq(119 downto 115) <= reg_out(23);
335         output_seq(124 downto 120) <= reg_out(24);
336         output_seq(129 downto 125) <= reg_out(25);
337         output_seq(134 downto 130) <= reg_out(26);
338         output_seq(139 downto 135) <= reg_out(27);
339         output_seq(144 downto 140) <= reg_out(28);
340         output_seq(149 downto 145) <= reg_out(29);
341         output_seq(154 downto 150) <= reg_out(30);
342         output_seq(159 downto 155) <= reg_out(31);
343         counter_2 <= "00000";
344         en_out <= '1';
345     end case;
346 end if;
347 end if;
348
349 end process;
350
351 next_state_dec: process(state, counter_1, counter_2)
352 begin
353     next_state <= state;
354     case (state) is
355         when IDLE =>
356             case (counter_1) is
357                 when "00000" =>
358                     next_state <= MUX2_SEL;
359
360                 when others =>
361                     next_state <= MUX31_SEL;
362             end case;
363         when MUX2_SEL =>
364             next_state <= SYNC;
365         when SEND_TO_MASTER =>
366             next_state <= RECV_MR;
367         when RECV_MR =>
368             next_state <= MUX2_SEL;
369         when MUX31_SEL =>
370             next_state <= SEND_TO_MASTER;
371
372         when SYNC =>
373             if (counter_2 = "11111") then
374                 next_state <= PUSH;
375             else
376                 next_state <= MUX31_SEL;
377             end if;
378
379         when PUSH =>
380             next_state <= IDLE;
381     end case;
382 end process;

```

```

383 |
384 |
385 | end Behavioral;

```

### Listing A.8: Master ROM

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  -- Uncomment the following library declaration if instantiating
7  -- any Xilinx primitives in this code.
8  --library UNISIM;
9  --use UNISIM.VComponents.all;
10
11 entity master_rom is
12   port (
13     clk, reset, en_in : in std_logic;
14     z                   : in std_logic_vector (9 downto 0); -- address bus
15     counter            : in std_logic_vector (4 downto 0);
16     db                 : out std_logic_vector (4 downto 0) -- data bus
17   );
18 end master_rom;
19
20 architecture rtl of master_rom is
21   signal cnt : std_logic_vector(4 downto 0);
22   signal ctrl : std_logic_vector (2 downto 0);
23 begin
24   sel_rom: process (clk, ctrl)
25   begin
26     if (clk'event and clk = '1') then
27       if (reset = '1') then
28         db <= (others => '0');
29       elsif (en_in = '1') then
30         case (ctrl) is
31
32           when "000" =>
33             db(4) <= ( not z(8) and not z(7) and not z(5) and not z(4) and not z(2) and not z(1) and not z
34               (0) or (z(8) and z(7) and not z(5)
35               and not z(4) and not z(2) and not z(1) and not z(0)) or (z(8) and not z(7) and z(5) and
36               not z(4) and not z(2) and not z(1) and not z(0)) or ( ... ) and not z(5) and z(4) and z
37               (3) and z(2) and z(1) and z(0));
38
39           when others =>
40             db <= (others => 'Z');
41         end case;
42       end if;
43     end if;
44   end process;
45
46   control: process(clk)
47   begin
48     if (clk'event and clk = '1') then
49       if (reset = '1') then
50         ctrl <= (others => '0');
51         cnt <= (others => '0');
52       elsif (counter < "11111") then
53         --cnt <= cnt + 1;
54         ctrl(2) <= ( not counter(1) and not counter(0)) or ( not counter(2) and not counter(1))
55           or ( not counter(3) and not counter(1)) or ( not counter(4) and not counter(1));
56         ctrl(1) <= ( not counter(2));
57         ctrl(0) <= (counter(4) and counter(3) and counter(2) and counter(1) and not counter(0)) or
58           ( not counter(2) and counter(0)) or ( not counter(3) and counter(0)) or (not counter
59           (4) and counter(0));
60       else
61         cnt <= (others => '0');
62       end if;
63     end if;
64   end process;
65 end rtl;

```

# Appendix B

## Espresso minimization

Here is an example of an input file for minimization through the espresso application.

Listing B.1: Control ROM espresso minimization input file

```
1 # ROM.Control
2 .i 5
3 .o 3
4 .ilb z(4) z(3) z(2) z(1) z(0)
5 .ob Ctrl(2) Ctrl(1) Ctrl(0)
6 .p 31
7 00000 110
8 00001 111
9 00010 010
10 00011 011
11 00100 100
12 00101 101
13 00110 000
14 00111 001
15 01000 110
16 01001 111
17 01010 010
18 01011 011
19 01100 100
20 01101 101
21 01110 000
22 01111 001
23 10000 110
24 10001 111
25 10010 010
26 10011 011
27 10100 100
28 10101 101
29 10110 000
30 10111 001
31 11000 110
32 11001 111
33 11010 010
34 11011 011
35 11100 100
36 11101 000
37 11110 001
38 .e
```

Listing B.2: Control ROM espresso minimization result file

```
1 # ROM.Control
2 Ctrl(2) = (!z(1)&!z(0)) | (!z(2)&!z(1)) | (!z(3)&!z(1)) | (!z(4)&!z(1));
3
4 Ctrl(1) = (!z(2));
5
6 Ctrl(0) = (z(4)&z(3)&z(2)&z(1)&!z(0)) | (!z(2)&z(0)) | (!z(3)&z(0)) | (
7 !z(4)&z(0));
```





# Appendix C

## Synthesis report from Decryption

Here is the complete synthesis report of Decryption.

Listing C.1: Decryption synthesis report

```
1 | Release 10.1 - xst K.39 (lin)
2 | Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
3 | -->
4 | Parameter TMPDIR set to /home/stig/Documents/ttm4900/mqq_final/xst/projnav.tmp
5 |
6 |
7 | Total REAL time to Xst completion: 0.00 secs
8 | Total CPU time to Xst completion: 0.06 secs
9 |
10 | -->
11 | Parameter xsthdmdir set to /home/stig/Documents/ttm4900/mqq_final/xst
12 |
13 |
14 | Total REAL time to Xst completion: 0.00 secs
15 | Total CPU time to Xst completion: 0.06 secs
16 |
17 | -->
18 | Reading design: decryption.prj
19 |
20 | TABLE OF CONTENTS
21 | 1) Synthesis Options Summary
22 | 2) HDL Compilation
23 | 3) Design Hierarchy Analysis
24 | 4) HDL Analysis
25 | 5) HDL Synthesis
26 | 5.1) HDL Synthesis Report
27 | 6) Advanced HDL Synthesis
28 | 6.1) Advanced HDL Synthesis Report
29 | 7) Low Level Synthesis
30 | 8) Partition Report
31 | 9) Final Report
32 | 9.1) Device utilization summary
33 | 9.2) Partition Resource Summary
34 | 9.3) TIMING REPORT
35 |
36 |
37 |
38 | * Synthesis Options Summary *
39 |
40 | --- Source Parameters
41 | Input File Name : "decryption.prj"
42 | Input Format : mixed
43 | Ignore Synthesis Constraint File : NO
44 |
45 | --- Target Parameters
46 | Output File Name : "decryption"
47 | Output Format : NGC
48 | Target Device : xc5v1x110t-1-ff1136
49 |
50 | --- Source Options
51 | Top Module Name : decryption
52 | Automatic FSM Extraction : YES
53 | FSM Encoding Algorithm : Auto
54 | Safe Implementation : No
55 | FSM Style : lut
56 | RAM Extraction : Yes
57 | RAM Style : Auto
```

```

58 |ROM Extraction           : Yes
59 |Mux Style                : Auto
60 |Decoder Extraction       : YES
61 |Priority Encoder Extraction : YES
62 |Shift Register Extraction : YES
63 |Logical Shifter Extraction : YES
64 |XOR Collapsing          : YES
65 |ROM Style                : Auto
66 |Mux Extraction          : YES
67 |Resource Sharing         : YES
68 |Asynchronous To Synchronous : NO
69 |Use DSP Block           : auto
70 |Automatic Register Balancing : No
71 |
72 |---- Target Options
73 |LUT Combining           : off
74 |Reduce Control Sets     : off
75 |Add IO Buffers          : YES
76 |Global Maximum Fanout   : 100000
77 |Add Generic Clock Buffer (BUFG) : 32
78 |Register Duplication     : YES
79 |Slice Packing           : YES
80 |Optimize Instantiated Primitives : NO
81 |Use Clock Enable        : Auto
82 |Use Synchronous Set     : Auto
83 |Use Synchronous Reset   : Auto
84 |Pack IO Registers into IOBs : auto
85 |Equivalent register Removal : YES
86 |
87 |---- General Options
88 |Optimization Goal       : Speed
89 |Optimization Effort     : 1
90 |Power Reduction         : NO
91 |Library Search Order    : decryption.lso
92 |Keep Hierarchy          : NO
93 |Netlist Hierarchy       : as_optimized
94 |RTL Output              : Yes
95 |Global Optimization     : AllClockNets
96 |Read Cores              : YES
97 |Write Timing Constraints : NO
98 |Cross Clock Analysis    : NO
99 |Hierarchy Separator     : /
100|Bus Delimiter           : <>
101|Case Specifier          : maintain
102|Slice Utilization Ratio : 100
103|BRAM Utilization Ratio  : 100
104|DSP48 Utilization Ratio : 100
105|Verilog 2001           : YES
106|Auto BRAM Packing       : NO
107|Slice Utilization Ratio Delta : 5
108|
109|=====
110|
111|=====
112|
113|* HDL Compilation *
114|=====
115|Compiling vhdl file "/home/stig/Documents/ttm4900/mqq_final/VHDL/master_rom.vhd" in Library work.
116|Entity <master_rom> compiled.
117|Entity <master_rom> (Architecture <rtl>) compiled.
118|Compiling vhdl file "/home/stig/Documents/ttm4900/mqq_final/VHDL/dobbertin_rom.vhd" in Library work.
119|Architecture rtl of Entity dobbertin_rom is up to date.
120|Compiling vhdl file "/home/stig/Documents/ttm4900/mqq_final/VHDL/private_matrix_t.vhd" in Library work
121|Architecture rtl of Entity private_matrix_s is up to date.
122|Compiling vhdl file "/home/stig/Documents/ttm4900/mqq_final/VHDL/sequencer.vhd" in Library work.
123|Architecture behavioral of Entity sequencer is up to date.
124|Compiling vhdl file "/home/stig/Documents/ttm4900/mqq_final/VHDL/decryption.vhd" in Library work.
125|Architecture rtl of Entity decryption is up to date.
126|
127|=====
128|* Design Hierarchy Analysis *
129|=====
130|Analyzing hierarchy for entity <decryption> in library <work> (architecture <rtl>).
131|
132|Analyzing hierarchy for entity <dobbertin_rom> in library <work> (architecture <rtl>).
133|
134|Analyzing hierarchy for entity <private_matrix_s> in library <work> (architecture <rtl>).
135|
136|Analyzing hierarchy for entity <sequencer> in library <work> (architecture <behavioral>).
137|
138|Analyzing hierarchy for entity <master_rom> in library <work> (architecture <rtl>).
139|
140|

```

```

141
142 * HDL Analysis *
143
144 Analyzing Entity <decryption> in library <work> (Architecture <rtl>).
145 INFO:Xst:1561 - "/home/stig/Documents/ttm4900/mqq.final/VHDL/decryption.vhd" line 332: Mux is complete
      : default of case is discarded
146 INFO:Xst:2679 - Register <en_out> in unit <decryption> has a constant value of 0 during circuit
      operation. The register is replaced by logic.
147 Entity <decryption> analyzed. Unit <decryption> generated.
148
149 Analyzing Entity <dobbertin_rom> in library <work> (Architecture <rtl>).
150 Entity <dobbertin_rom> analyzed. Unit <dobbertin_rom> generated.
151
152 Analyzing Entity <private_matrix_s> in library <work> (Architecture <rtl>).
153 Entity <private_matrix_s> analyzed. Unit <private_matrix_s> generated.
154
155 Analyzing Entity <sequencer> in library <work> (Architecture <behavioral>).
156 INFO:Xst:1561 - "/home/stig/Documents/ttm4900/mqq.final/VHDL/sequencer.vhd" line 190: Mux is complete
      : default of case is discarded
157 Entity <sequencer> analyzed. Unit <sequencer> generated.
158
159 Analyzing Entity <master_rom> in library <work> (Architecture <rtl>).
160 INFO:Xst:1561 - "/home/stig/Documents/ttm4900/mqq.final/VHDL/master_rom.vhd" line 3099: Mux is
      complete : default of case is discarded
161 INFO:Xst:2679 - Register <cnt> in unit <master_rom> has a constant value of 00000 during circuit
      operation. The register is replaced by logic.
162 Entity <master_rom> analyzed. Unit <master_rom> generated.
163
164
165
166 * HDL Synthesis *
167
168
169 Performing bidirectional port resolution...
170
171 Synthesizing Unit <dobbertin_rom>.
172   Related source file is "/home/stig/Documents/ttm4900/mqq.final/VHDL/dobbertin_rom.vhd".
173   Found 13-bit register for signal <db>.
174   Found 1-bit register for signal <en_out>.
175   Summary:
176   inferred 14 D-type flip-flop(s).
177   Unit <dobbertin_rom> synthesized.
178
179
180 Synthesizing Unit <private_matrix_s>.
181   Related source file is "/home/stig/Documents/ttm4900/mqq.final/VHDL/private_matrix_t.vhd".
182   Found finite state machine <PSM_0> for signal <state>.
183
184   | States           | 5
185   | Transitions      | 7
186   | Inputs           | 2
187   | Outputs          | 9
188   | Clock            | clk (rising_edge)
189   | Clock enable     | en_in (positive)
190   | Reset            | reset (positive)
191   | Reset type       | synchronous
192   | Reset State      | idle
193   | Power Up State   | idle
194   | Encoding         | automatic
195   | Implementation   | LUT
196
197   Found 1-bit register for signal <en_out>.
198   Found 160-bit register for signal <output>.
199   Found 5-bit register for signal <and_rom.in.1>.
200   Found 5-bit register for signal <and_rom.in.10>.
201   Found 5-bit register for signal <and_rom.in.100>.
202   Found 5-bit register for signal <and_rom.in.101>.
203   Found 5-bit register for signal <and_rom.in.102>.
204   Found 5-bit register for signal <and_rom.in.103>.
205   Found 5-bit register for signal <and_rom.in.104>.
206   Found 5-bit register for signal <and_rom.in.105>.
207   Found 5-bit register for signal <and_rom.in.106>.
208   Found 5-bit register for signal <and_rom.in.107>.
209   Found 5-bit register for signal <and_rom.in.108>.
210   Found 5-bit register for signal <and_rom.in.109>.
211   Found 5-bit register for signal <and_rom.in.11>.
212   Found 5-bit register for signal <and_rom.in.110>.
213   Found 5-bit register for signal <and_rom.in.111>.
214   Found 5-bit register for signal <and_rom.in.112>.
215   Found 5-bit register for signal <and_rom.in.113>.
216   Found 5-bit register for signal <and_rom.in.114>.
217   Found 5-bit register for signal <and_rom.in.115>.
218   Found 5-bit register for signal <and_rom.in.116>.
219   Found 5-bit register for signal <and_rom.in.117>.
220   Found 5-bit register for signal <and_rom.in.118>.

```

















```

809 Found 1-bit 5-to-1 multiplexer for signal <tmp_64$mux0000> created at line 5043.
810 Found 1-bit 5-to-1 multiplexer for signal <tmp_65$mux0000> created at line 5045.
811 Found 1-bit 5-to-1 multiplexer for signal <tmp_66$mux0000> created at line 5047.
812 Found 1-bit 5-to-1 multiplexer for signal <tmp_67$mux0000> created at line 5049.
813 Found 1-bit 5-to-1 multiplexer for signal <tmp_68$mux0000> created at line 5051.
814 Found 1-bit 5-to-1 multiplexer for signal <tmp_69$mux0000> created at line 5053.
815 Found 1-bit 5-to-1 multiplexer for signal <tmp_70$mux0000> created at line 4929.
816 Found 1-bit 5-to-1 multiplexer for signal <tmp_71$mux0000> created at line 5055.
817 Found 1-bit 5-to-1 multiplexer for signal <tmp_72$mux0000> created at line 5057.
818 Found 1-bit 5-to-1 multiplexer for signal <tmp_73$mux0000> created at line 5059.
819 Found 1-bit 5-to-1 multiplexer for signal <tmp_74$mux0000> created at line 5061.
820 Found 1-bit 5-to-1 multiplexer for signal <tmp_75$mux0000> created at line 5063.
821 Found 1-bit 5-to-1 multiplexer for signal <tmp_76$mux0000> created at line 5065.
822 Found 1-bit 5-to-1 multiplexer for signal <tmp_77$mux0000> created at line 5067.
823 Found 1-bit 5-to-1 multiplexer for signal <tmp_78$mux0000> created at line 5069.
824 Found 1-bit 5-to-1 multiplexer for signal <tmp_79$mux0000> created at line 5071.
825 Found 1-bit 5-to-1 multiplexer for signal <tmp_80$mux0000> created at line 5073.
826 Found 1-bit 5-to-1 multiplexer for signal <tmp_81$mux0000> created at line 4931.
827 Found 1-bit 5-to-1 multiplexer for signal <tmp_82$mux0000> created at line 5075.
828 Found 1-bit 5-to-1 multiplexer for signal <tmp_83$mux0000> created at line 5077.
829 Found 1-bit 5-to-1 multiplexer for signal <tmp_84$mux0000> created at line 5079.
830 Found 1-bit 5-to-1 multiplexer for signal <tmp_85$mux0000> created at line 5081.
831 Found 1-bit 5-to-1 multiplexer for signal <tmp_86$mux0000> created at line 5083.
832 Found 1-bit 5-to-1 multiplexer for signal <tmp_87$mux0000> created at line 5085.
833 Found 1-bit 5-to-1 multiplexer for signal <tmp_88$mux0000> created at line 5087.
834 Found 1-bit 5-to-1 multiplexer for signal <tmp_89$mux0000> created at line 5089.
835 Found 1-bit 5-to-1 multiplexer for signal <tmp_90$mux0000> created at line 5091.
836 Found 1-bit 5-to-1 multiplexer for signal <tmp_91$mux0000> created at line 5093.
837 Found 1-bit 5-to-1 multiplexer for signal <tmp_92$mux0000> created at line 4933.
838 Found 1-bit 5-to-1 multiplexer for signal <tmp_93$mux0000> created at line 5095.
839 Found 1-bit 5-to-1 multiplexer for signal <tmp_94$mux0000> created at line 5097.
840 Found 1-bit 5-to-1 multiplexer for signal <tmp_95$mux0000> created at line 5099.
841 Found 1-bit 5-to-1 multiplexer for signal <tmp_96$mux0000> created at line 5101.
842 Found 1-bit 5-to-1 multiplexer for signal <tmp_97$mux0000> created at line 5103.
843 Found 1-bit 5-to-1 multiplexer for signal <tmp_98$mux0000> created at line 5105.
844 Found 1-bit 5-to-1 multiplexer for signal <tmp_99$mux0000> created at line 5107.
845 Found 1-bit 5-to-1 multiplexer for signal <tmp_100$mux0000> created at line 5109.
846 Found 1-bit 5-to-1 multiplexer for signal <tmp_101$mux0000> created at line 5111.
847 Found 1-bit 5-to-1 multiplexer for signal <tmp_102$mux0000> created at line 5113.
848 Summary:
849 inferred 1 Finite State Machine(s).
850 inferred 2405 D-type flip-flop(s).
851 inferred 1 Adder/Subtractor(s).
852 inferred 1 Comparator(s).
853 inferred 160 Multiplexer(s).
854 Unit <private.matrix_s> synthesized.
855
856
857 Synthesizing Unit <master_rom>.
858 Related source file is "/home/stig/Documents/ttm4900/mqq_final/VHDL/master_rom.vhd".
859 WARNING:Xst:646 - Signal <cnt> is assigned but never used. This unconnected signal will be trimmed
during the optimization process.
860 Found 5-bit register for signal <db>.
861 Found 3-bit register for signal <ctrl>.
862 Found 5-bit comparator less for signal <ctrl_0$cmp_lt0000> created at line 3239.
863 Found 1-bit 8-to-1 multiplexer for signal <db_0$mux0001> created at line 49.
864 Found 1-bit 8-to-1 multiplexer for signal <db_1$mux0001> created at line 49.
865 Found 1-bit 8-to-1 multiplexer for signal <db_2$mux0001> created at line 49.
866 Found 1-bit 8-to-1 multiplexer for signal <db_3$mux0001> created at line 49.
867 Found 1-bit 8-to-1 multiplexer for signal <db_4$mux0001> created at line 49.
868 Summary:
869 inferred 8 D-type flip-flop(s).
870 inferred 1 Comparator(s).
871 inferred 5 Multiplexer(s).
872 Unit <master_rom> synthesized.
873
874
875 Synthesizing Unit <sequencer>.
876 Related source file is "/home/stig/Documents/ttm4900/mqq_final/VHDL/sequencer.vhd".
877 Found finite state machine <FSM_1> for signal <state>.
878
879 | States | 7 |
880 | Transitions | 9 |
881 | Inputs | 2 |
882 | Outputs | 14 |
883 | Clock | clk (rising_edge) |
884 | Clock enable | en_in (positive) |
885 | Reset | reset (positive) |
886 | Reset type | synchronous |
887 | Reset State | idle |
888 | Power Up State | idle |
889 | Encoding | automatic |
890 | Implementation | LUT |
891

```

```

892 | Found 32x1-bit ROM for signal <en_out_mux$mux0000> created at line 204.
893 | Found 1-bit register for signal <en_out>.
894 | Found 160-bit register for signal <output_seq>.
895 | Found 5-bit up counter for signal <counter_1>.
896 | Found 5-bit register for signal <counter_2>.
897 | Found 5-bit adder for signal <counter_2$addsub0000> created at line 307.
898 | Found 5-bit comparator less for signal <counter_2$cmp_lt0000> created at line 306.
899 | Found 1-bit register for signal <en_out_mux>.
900 | Found 5-bit register for signal <Mtridata_mux31_out> created at line 139.
901 | Found 1-bit register for signal <Mtrien_mux31_out> created at line 139.
902 | Found 5-bit register for signal <mux2_out>.
903 | Found 5-bit tristate buffer for signal <mux31_out>.
904 | Found 160-bit register for signal <reg_in>.
905 | Found 160-bit register for signal <reg_out>.
906 | Found 1-bit register for signal <sel>.
907 | Found 5-bit register for signal <sync_mr>.
908 | Found 10-bit register for signal <to_master>.
909 | Summary:
910 | inferred 1 Finite State Machine(s).
911 | inferred 1 ROM(s).
912 | inferred 1 Counter(s).
913 | inferred 514 D-type flip-flop(s).
914 | inferred 1 Adder/Subtractor(s).
915 | inferred 1 Comparator(s).
916 | inferred 5 Tristate(s).
917 | Unit <sequencer> synthesized.
918 |
919 |
920 | Synthesizing Unit <decryption>.
921 | Related source file is "/home/stig/Documents/ttm4900/mqq_final/VHDL/decryption.vhd".
922 | Found finite state machine <FSM_2> for signal <state>.
923 |
924 | -----
925 | | States | 10 |
926 | | Transitions | 15 |
927 | | Inputs | 5 |
928 | | Outputs | 14 |
929 | | Clock | clk (rising_edge) |
930 | | Clock enable | en_in (positive) |
931 | | Reset | reset (positive) |
932 | | Reset type | synchronous |
933 | | Reset State | idle |
934 | | Power Up State | idle |
935 | | Encoding | automatic |
936 | | Implementation | LUT |
937 | -----
938 | Found 160-bit register for signal <outputs>.
939 | Found 5-bit up counter for signal <count_s>.
940 | Found 5-bit register for signal <count_t>.
941 | Found 5-bit adder for signal <count_t$addsub0000> created at line 212.
942 | Found 160-bit register for signal <dec_output>.
943 | Found 13-bit register for signal <dob_vector_in>.
944 | Found 1-bit register for signal <en_in_dob>.
945 | Found 1-bit register for signal <en_in_pm_s>.
946 | Found 1-bit register for signal <en_in_pm_t>.
947 | Found 1-bit register for signal <en_in_seq>.
948 | Found 160-bit register for signal <seq_in>.
949 | Found 5-bit register for signal <shift_pms>.
950 | Found 5x3-bit multiplier for signal <shift_pms$mult0000> created at line 267.
951 | Found 5-bit register for signal <shift_pmt>.
952 | Found 5x3-bit multiplier for signal <shift_pmt$mult0000> created at line 210.
953 | Summary:
954 | inferred 1 Finite State Machine(s).
955 | inferred 1 Counter(s).
956 | inferred 512 D-type flip-flop(s).
957 | inferred 1 Adder/Subtractor(s).
958 | inferred 2 Multiplier(s).
959 | Unit <decryption> synthesized.
960 |
961 |
962 | HDL Synthesis Report
963 |
964 | Macro Statistics
965 | # ROMs : 1
966 | 32x1-bit ROM : 1
967 | # Multipliers : 2
968 | 5x3-bit multiplier : 2
969 | # Adders/Subtractors : 4
970 | 3-bit adder : 2
971 | 5-bit adder : 2
972 | # Counters : 2
973 | 5-bit up counter : 2
974 | # Registers : 3018
975 | 1-bit register : 2617

```

```

976 | 160-bit register           : 8
977 | 3-bit register            : 2
978 | 5-bit register           : 391
979 | # Comparators             : 4
980 | 3-bit comparator less    : 2
981 | 5-bit comparator less    : 2
982 | # Multiplexers            : 325
983 | 1-bit 5-to-1 multiplexer : 320
984 | 1-bit 8-to-1 multiplexer : 5
985 | # Tristates               : 1
986 | 5-bit tristate buffer    : 1
987 | # Xors                    : 322
988 | 1-bit xor2               : 320
989 | 160-bit xor2             : 2
990 |
991 | =====
992 |
993 | =====
994 | *                          Advanced HDL Synthesis                          *
995 | =====
996 |
997 | Analyzing FSM <FSM_2> for best encoding.
998 | Optimizing FSM <state/FSM> on signal <state[1:4]> with sequential encoding.
999 |
1000 | State      | Encoding
1001 | -----|-----
1002 | idle       | 0000
1003 | send_to_pm_t | 0001
1004 | recv_from_pm_t | 0010
1005 | send_to_dob | 0011
1006 | recv_from_dob | 0100
1007 | send_to_seq | 0101
1008 | recv_from_seq | 0110
1009 | send_to_pm_s | 0111
1010 | recv_from_pm_s | 1000
1011 | send       | 1001
1012 |
1013 | Analyzing FSM <FSM_1> for best encoding.
1014 | Optimizing FSM <SEQ/state/FSM> on signal <state[1:3]> with gray encoding.
1015 |
1016 | State      | Encoding
1017 | -----|-----
1018 | idle       | 000
1019 | mux2_sel   | 001
1020 | send_to_master | 111
1021 | recv_mr    | 110
1022 | mux31_sel  | 011
1023 | sync       | 010
1024 | push       | 101
1025 |
1026 | Analyzing FSM <FSM_0> for best encoding.
1027 | Optimizing FSM <PM.T/state/FSM> on signal <state[1:3]> with gray encoding.
1028 | Optimizing FSM <P.M.S/state/FSM> on signal <state[1:3]> with gray encoding.
1029 |
1030 | State      | Encoding
1031 | -----|-----
1032 | idle       | 000
1033 | andop      | 001
1034 | xoring     | 011
1035 | sync       | 010
1036 | push_out   | 110
1037 |
1038 | Loading device for application Rf_Device from file '5v1x110t.nph' in environment /opt/Xilinx/10.1/ISE.
1039 |
1040 | Synthesizing (advanced) Unit <decryption>.
1041 | Found pipelined multiplier on signal <shift_pmt_mult0000>:
1042 | - 1 pipeline level(s) found in a register on signal <count.t>.
1043 | Pushing register(s) into the multiplier macro.
1044 | INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier
1045 | Mmult_shift_pms_mult0000 by adding 2 register level(s).
1046 | INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier
1047 | Mmult_shift_pms_mult0000 by adding 2 register level(s).
1048 | Unit <decryption> synthesized (advanced).
1049 |
1050 | Synthesizing (advanced) Unit <sequencer>.
1051 | INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <
1052 | Mrom_en_out_mux_mux0000> will be implemented on LUT. If you want to force its implementation on
1053 | block, use option/constraint rom_style.
1054 | Unit <sequencer> synthesized (advanced).
1055 |
=====
Advanced HDL Synthesis Report
=====

```

```

1056 Macro Statistics
1057 # ROMs : 1
1058 32x1-bit ROM : 1
1059 # Multipliers : 2
1060 5x3-bit multiplier : 1
1061 5x3-bit registered multiplier : 1
1062 # Adders/Subtractors : 4
1063 3-bit adder : 2
1064 5-bit adder : 2
1065 # Counters : 2
1066 5-bit up counter : 2
1067 # Registers : 5871
1068 Flip-Flops : 5871
1069 # Comparators : 4
1070 3-bit comparator less : 2
1071 5-bit comparator less : 2
1072 # Multiplexers : 325
1073 1-bit 5-to-1 multiplexer : 320
1074 1-bit 8-to-1 multiplexer : 5
1075 # Xors : 322
1076 1-bit xor2 : 320
1077 160-bit xor2 : 2
1078
1079
1080
1081
1082 * Low Level Synthesis *
1083
1084 INFO:Xst:2261 - The FF/Latch <count_t_3> in Unit <decryption> is equivalent to the following FF/Latch ,
1085 which will be removed : <Mmult_shift_pmt_mult0000_1>
1086 INFO:Xst:2261 - The FF/Latch <count_t_4> in Unit <decryption> is equivalent to the following FF/Latch ,
1087 which will be removed : <Mmult_shift_pmt_mult0000_0>
1088 INFO:Xst:2261 - The FF/Latch <count_t_0> in Unit <decryption> is equivalent to the following FF/Latch ,
1089 which will be removed : <Mmult_shift_pmt_mult0000_4>
1090 INFO:Xst:2261 - The FF/Latch <count_t_1> in Unit <decryption> is equivalent to the following FF/Latch ,
1091 which will be removed : <Mmult_shift_pmt_mult0000_3>
1092 INFO:Xst:2261 - The FF/Latch <count_t_2> in Unit <decryption> is equivalent to the following FF/Latch ,
1093 which will be removed : <Mmult_shift_pmt_mult0000_2>
1094 WARNING:Xst:2042 - Unit sequencer: 5 internal tristates are replaced by logic (pull-up yes): mux31.out
1095 <0>, mux31.out<1>, mux31.out<2>, mux31.out<3>, mux31.out<4>.
1096
1097 Optimizing unit <decryption> ...
1098
1099 Optimizing unit <dobbertin_rom> ...
1100
1101 Optimizing unit <private_matrix.s> ...
1102 WARNING:Xst:1293 - FF/Latch <count_xor_2> has a constant value of 0 in block <private_matrix.s>. This
1103 FF/Latch will be trimmed during the optimization process.
1104 WARNING:Xst:1293 - FF/Latch <count_xor_2> has a constant value of 0 in block <private_matrix.s>. This
1105 FF/Latch will be trimmed during the optimization process.
1106
1107 Optimizing unit <master_rom> ...
1108
1109 Optimizing unit <sequencer> ...
1110
1111 Mapping all equations...
1112 Building and optimizing final netlist ...
1113 Found area constraint ratio of 100 (+ 5) on block decryption, actual ratio is 18.
1114 FlipFlop dob_vector_in_12 has been replicated 1 time(s)
1115 FlipFlop dob_vector_in_3 has been replicated 1 time(s)
1116 FlipFlop dob_vector_in_4 has been replicated 10 time(s)
1117 FlipFlop dob_vector_in_5 has been replicated 12 time(s)
1118 FlipFlop dob_vector_in_6 has been replicated 9 time(s)
1119 FlipFlop dob_vector_in_7 has been replicated 10 time(s)
1120 FlipFlop dob_vector_in_8 has been replicated 9 time(s)
1121 FlipFlop dob_vector_in_9 has been replicated 6 time(s)
1122
1123 Final Macro Processing ...
1124
1125
1126
1127 Final Register Report
1128
1129 Macro Statistics
1130 # Registers : 5937
1131 Flip-Flops : 5937
1132
1133
1134
1135 * Partition Report *
1136
1137
1138 Partition Implementation Status
1139
1140

```

```

1133 | No Partitions were found in this design.
1134 | -----
1135 |
1136 |
1137 |
1138 | *                               Final Report                               *
1139 | -----
1140 | Final Results
1141 | RTL Top Level Output File Name      : decryption.ngr
1142 | Top Level Output File Name          : decryption
1143 | Output Format                        : NGC
1144 | Optimization Goal                   : Speed
1145 | Keep Hierarchy                      : NO
1146 |
1147 | Design Statistics
1148 | # IOs                               : 324
1149 |
1150 | Cell Usage :
1151 | # BELS                               : 10493
1152 | #   GND                             : 1
1153 | #   INV                             : 3
1154 | #   LUT1                            : 4
1155 | #   LUT2                            : 1848
1156 | #   LUT3                            : 501
1157 | #   LUT4                            : 412
1158 | #   LUT5                            : 1443
1159 | #   LUT6                            : 5739
1160 | #   MUXCY                           : 10
1161 | #   MUXF7                           : 518
1162 | #   MUXF8                           : 3
1163 | #   VCC                             : 1
1164 | #   XORCY                           : 10
1165 | # FlipFlops/Latches                 : 5937
1166 | #   FDE                             : 161
1167 | #   FDR                             : 1
1168 | #   FDRE                            : 5775
1169 | # Clock Buffers                    : 2
1170 | #   BUFG                             : 1
1171 | #   BUFGP                           : 1
1172 | # IO Buffers                       : 323
1173 | #   IBUF                             : 162
1174 | #   OBUF                             : 161
1175 | -----
1176 |
1177 | Device utilization summary:
1178 | -----
1179 |
1180 | Selected Device : 5v1x110tff1136-1
1181 |
1182 |
1183 | Slice Logic Utilization:
1184 | Number of Slice Registers:          5937 out of 69120      8%
1185 | Number of Slice LUTs:              9950 out of 69120     14%
1186 |   Number used as Logic:            9950 out of 69120     14%
1187 |
1188 | Slice Logic Distribution:
1189 | Number of LUT Flip Flop pairs used: 11463
1190 |   Number with an unused Flip Flop:  5526 out of 11463    48%
1191 |   Number with an unused LUT:        1513 out of 11463    13%
1192 |   Number of fully used LUT-FF pairs: 4424 out of 11463    38%
1193 |   Number of unique control sets:     64
1194 |
1195 | IO Utilization:
1196 | Number of IOs:                     324
1197 | Number of bonded IOBs:              324 out of 640      50%
1198 |
1199 | Specific Feature Utilization:
1200 | Number of BUFG/BUFGCTRLs:          2 out of 32         6%
1201 |
1202 | -----
1203 | Partition Resource Summary:
1204 | -----
1205 |
1206 | No Partitions were found in this design.
1207 | -----
1208 |
1209 |
1210 |
1211 | -----
1212 | TIMING REPORT
1213 |
1214 | NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
1215 |       FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
1216 |       GENERATED AFTER PLACE-and-ROUTE.

```

```

1217
1218 Clock Information:
1219 -----
1220 -----+-----+-----+
1221 Clock Signal | Clock buffer (FF name) | Load |
1222 -----+-----+-----+
1223 clk | BUFGP | 5937 |
1224 -----+-----+-----+
1225
1226 Asynchronous Control Signals Information:
1227 -----
1228 No asynchronous control signals found in this design
1229
1230 Timing Summary:
1231 -----
1232 Speed Grade: -1
1233
1234 Minimum period: 4.974ns (Maximum Frequency: 201.045MHz)
1235 Minimum input arrival time before clock: 4.204ns
1236 Maximum output required time after clock: 3.259ns
1237 Maximum combinational path delay: No path found
1238
1239 Timing Detail:
1240 -----
1241 All values displayed in nanoseconds (ns)
1242
1243 -----
1244 Timing constraint: Default period analysis for Clock 'clk'
1245 Clock period: 4.974ns (frequency: 201.045MHz)
1246 Total number of paths / destination ports: 102627 / 11860
1247 -----
1248 Delay: 4.974ns (Levels of Logic = 6)
1249 Source: dob_vector_in_8_5 (FF)
1250 Destination: DR/db_2 (FF)
1251 Source Clock: clk rising
1252 Destination Clock: clk rising
1253
1254 Data Path: dob_vector_in_8_5 to DR/db_2
1255
1256 Cell:in->out fanout Gate Net
1257 Delay Delay Logical Name (Net Name)
1258 -----+-----+-----+-----+-----+
1259 FDRE:C->Q 12 0.471 1.033 dob_vector_in_8_5 (dob_vector_in_8_5)
1260 LUT5:I0->O 2 0.094 0.581 DR/db_2_or0000891 (DR/db_2_or0000_bdd170)
1261 LUT5:I3->O 1 0.094 0.789 DR/db_2_or0000113148 (DR/db_2_or0000113148)
1262 LUT5:I1->O 1 0.094 0.480 DR/db_2_or0000113328 (DR/db_2_or0000113328)
1263 LUT6:I5->O 1 0.094 0.480 DR/db_2_or0000113389 (DR/db_2_or0000113389)
1264 LUT6:I5->O 1 0.094 0.576 DR/db_2_or0000113402 (DR/db_2_or0000113402)
1265 LUT6:I4->O 1 0.094 0.000 DR/db_2_or0000126880 (DR/db_2_or0000)
1266 FDRE:D -0.018 DR/db_2
1267 -----+-----+-----+-----+-----+
1268 Total 4.974ns (1.035ns logic , 3.939ns route)
1269 (20.8% logic , 79.2% route)
1270 -----
1271 Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
1272 Total number of paths / destination ports: 1062 / 907
1273 -----
1274 Offset: 4.204ns (Levels of Logic = 5)
1275 Source: inputs<100> (PAD)
1276 Destination: shift_pmt_0 (FF)
1277 Destination Clock: clk rising
1278
1279 Data Path: inputs<100> to shift_pmt_0
1280
1281 Cell:in->out fanout Gate Net
1282 Delay Delay Logical Name (Net Name)
1283 -----+-----+-----+-----+-----+
1284 IBUF:I->O 1 0.818 0.576 inputs_100_IBUF (inputs_100_IBUF)
1285 LUT2:I0->O 1 0.094 1.069 shift_pmt_mux0001<0>1414_SW1 (N1367)
1286 LUT6:I0->O 1 0.094 0.789 shift_pmt_mux0001<0>1414 (shift_pmt_mux0001<0>1414)
1287 LUT6:I2->O 1 0.094 0.576 shift_pmt_mux0001<0>1620 (shift_pmt_mux0001<0>1620)
1288 LUT6:I4->O 1 0.094 0.000 shift_pmt_mux0001<0>11355 (shift_pmt_mux0001<0>)
1289 FDRE:D -0.018 shift_pmt_0
1290 -----+-----+-----+-----+-----+
1291 Total 4.204ns (1.194ns logic , 3.010ns route)
1292 (28.4% logic , 71.6% route)
1293 -----
1294 Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
1295 Total number of paths / destination ports: 160 / 160
1296 -----
1297 Offset: 3.259ns (Levels of Logic = 1)
1298 Source: outputs_159 (FF)
1299 Destination: outputs<159> (PAD)
1300 Source Clock: clk rising

```



```

1301 |
1302 | Data Path: outputs_159 to outputs<159>
1303 |
1304 |      Cell:in->out      fanout      Gate      Net
1305 |      -----      -----      -----      -----
1306 |      FDRE:C->Q              1      0.471      0.336      outputs_159 (outputs_159)
1307 |      OBUF:I->O              1      2.452              outputs_159_OBUF (outputs<159>)
1308 |      -----      -----      -----      -----
1309 |      Total              3.259 ns (2.923 ns logic , 0.336 ns route)
1310 |                      (89.7% logic , 10.3% route)
1311 |
1312 |-----|
1313 |
1314 |
1315 | Total REAL time to Xst completion: 19145.00 secs
1316 | Total CPU time to Xst completion: 19061.31 secs
1317 |
1318 | -->
1319 |
1320 |
1321 | Total memory usage is 1005084 kilobytes
1322 |
1323 | Number of errors      :      0 (      0 filtered)
1324 | Number of warnings    :      4 (      0 filtered)
1325 | Number of infos      :     14 (      0 filtered)

```