



NTNU









Det skapende universitet

NUTS Backplane	
Board Function	Page
Front Page	1
Module Connectors	2
Power Module 1 & 2	3
Power Module 3 & 4	4
Power Module 5 & 6	5
Power Module 7 & 8	6
Bus Logic Module 1 & 2	7
Bus Logic Module 3 & 4	8
Bus Logic Module 5 & 6	9
Bus Logic Module 7 & 8	10
Backplane Logic & Pull-ups	11

Revision History	
Revision	Comment
PA00	Initial Pre-Release Version
PA01	Fixed errors from initial review
A00	First Release Version

/
TOP





		Schematic Title		
		NUTS Backplane		
		Page Title		
		Front Page		
Designed: <OrgAddr1>		Approved: <OrgAddr2>		Revision
Size A3		BOM Doc No: <Cage Code>		A00
Design Created Date: Friday, February 18, 2011		Sheet Created Date Friday, February 18, 2011	Sheet Modified Date Sunday, March 20, 2011	Sheet 1 of 11



The EPS supplies the 3V3_A, 3V3_B, 5V_A and 5V_B rails. The module 5 power distribution circuit is used to provide protection to the backplane. Module 5 power cannot be turned off.

/ TOP





Schematic Title		NUTS Backplane	
Page Title		Module Connectors	
Designed: <OrgAddr1>	Approved: <OrgAddr2>	Document number <Doc>	Revision A00
Size A3	BOM Doc No: <Cage Code>	Sheet Created Date Friday, February 18, 2011	Sheet Modified Date Sunday, March 20, 2011
Design Created Date: Friday, February 18, 2011		Sheet Created Date Friday, February 18, 2011	Sheet Modified Date Sunday, March 20, 2011



Module 2 Power Supply

/ TOP

Schematic Title		NUTS Backplane	
Page Title		Power Module 1 & 2	
Designed: <OrgAddr1>	Approved: <OrgAddr2>	Document number <Doc>	Revision A00
Size A3	BOM Doc No: <Cage Code>	Sheet Created Date Tuesday, February 22, 2011	Sheet Modified Date Sunday, March 20, 2011
Design Created Date: Friday, February 18, 2011			Sheet 3 of 11




/ TOP


Schematic Title		NUTS Backplane	
Page Title		Power Module 3 & 4	
Designed: <OrgAddr1>	Approved: <OrgAddr2>	Document number <Doc>	Revision A00
Size A3	BOM Doc No: <Cage Code>	Sheet Created Date Monday, March 07, 2011	Sheet Modified Date Sunday, March 20, 2011
Design Created Date: Friday, February 18, 2011			Sheet 4 of 11

Backplane Power Distribution


Since this module supplies the backplane power, it cannot be turned off. (Turning off the backplane power will cause it to automatically be turned on again anyway) Latch-up protection is still present.




Backplane Power Monitoring



Module 6 Power Distribution







Module 6 Power Monitoring



<Schematic Path>
TOP


Schematic Title		NUTS Backplane	
Page Title		Power Module 3 & 4	
Designed: <OrgAddr1>		Approved: <OrgAddr2>	
Size A3		BOM Doc No: <Cage Code>	
Design Created Date: Friday, February 18, 2011		Document number <Doc>	
Sheet Created Date: Monday, March 07, 2011		Revision A00	
Sheet Modified Date: Sunday, March 20, 2011		Sheet 5 of 11	




<Schematic Path>
TOP

Schematic Title		NUTS Backplane	
Page Title		Power Module 3 & 4	
Designed: <OrgAddr1>	Approved: <OrgAddr2>	Document number	Revision
Size A3	BOM Doc No: <Cage Code>	<Doc>	A00
Design Created Date: Friday, February 18, 2011	Sheet Created Date Monday, March 07, 2011	Sheet Modified Date Sunday, March 20, 2011	Sheet 6 of 11


Module 1 Address match, flip-flops & I2C repeater




Decoupling




Module 1 Reset & Debug Signals




Module 1 Acknowledge & Power flag




Module 2 Address match, flip-flops & I2C repeater




Decoupling



Module 2 Reset & Debug Signals











Module 2 Acknowledge & Power flag





/ TOP

Schematic Title		NUTS Backplane	
Page Title		Bus Logic Module 1 & 2	
Designed: <OrgAddr1>	Approved: <OrgAddr2>	Document number <Doc>	Revision A00
Size A3	BOM Doc No: <Cage Code>	Sheet Created Date Monday, March 07, 2011	Sheet Modified Date Sunday, March 20, 2011
Design Created Date: Friday, February 18, 2011		Sheet 7 of 11	




Schematic Title			
NUTS Backplane			
Page Title			
Bus Logic Module 1 & 2			
Designed: <OrgAddr1>		Approved: <OrgAddr2>	
Size A3		BOM Doc No: <Cage Code>	
Design Created Date: Friday, February 18, 2011		Document number <Doc>	
Sheet Created Date: Monday, March 14, 2011		Revision A00	
Sheet Modified Date: Sunday, March 20, 2011		Sheet 8 of 11	




(Module 4 is only connected to SYSTEM_RESET#2, as it supplies the SYSTEM_RESET#1 signal, and cannot be allowed to reset itself in this way).

/ TOP


Module 5 Address match, flip-flops & I2C repeater




Decoupling




Module 5 Reset & Debug Signals




Module 5 Acknowledge




Decoupling




Module 6 Address match, flip-flops & I2C repeater



Module 6 Reset & Debug Signals











Module 6 Acknowledge & Power flag





/ TOP
















Schematic Title		NUTS Backplane	
Page Title		Bus Logic Module 1 & 2	
Designed: <OrgAddr1>	Approved: <OrgAddr2>	Document number <Doc>	Revision A00
Size A3	BOM Doc No: <Cage Code>	Sheet Created Date Tuesday, March 15, 2011	Sheet Modified Date Sunday, March 20, 2011
Design Created Date: Friday, February 18, 2011			Sheet 9 of 11



Schematic Title		NUTS Backplane	
Page Title		Bus Logic Module 1 & 2	
Designed:	Approved:	Document number	Revision
<OrgAddr1>	<OrgAddr2>	<Doc>	A00
Size	BOM Doc No:	Sheet Created Date	Sheet Modified Date
A3	<Cage Code>	Tuesday, March 15, 2011	Sunday, March 20, 2011
Design Created Date:	Friday, February 18, 2011	Sheet	10 of 11



(Module 8 is only connected to SYSTEM_RESET#1, as it supplies the SYSTEM_RESET#2 signal, and cannot be allowed to reset itself in this way).



Pull-ups on all ID lines

/ TOP

Schematic Title		NUTS Backplane	
Page Title		Backplane Logic & Pull-ups	
Designed: <OrgAddr1>	Approved: <OrgAddr2>	Document number	Revision
Size A3	BOM Doc No: <Cage Code>	<Doc>	A00
Design Created Date: Friday, February 18, 2011	Sheet Created Date Friday, March 11, 2011	Sheet Modified Date Sunday, March 20, 2011	Sheet 11 of 11